S8([ LG Nexus 5Xlg,bullheadqcom,msm8992.=I dW  chosendserial0:115200n8cpus.=cpu-mapcluster0core0pcpu@0tcpuarm,cortex-a53arm,armv8l2-cachecachetimerarm,armv8-timer0xo_board fixed-clock$sleep_clk fixed-clockvreg-vph-pwrregulator-fixedokayvph-pwr66hwmutexqcom,sfpb-mutex +2smem qcom,smem@N_soc.=g simple-businterrupt-controller@f9000000qcom,msm-qgic2n syscon@f900d000syscon timer@f9020000.=garm,armv7-timer-memframe@f9021000  frame@f9023000 0 disabledframe@f9024000 @ disabledframe@f9025000 P disabledframe@f9026000 ` disabledframe@f9027000 p disabledframe@f9028000  disabledrestart@fc4ab000 qcom,psholdJpinctrl@fd510000qcom,msm8994-pinctrlQ@ nblsp1_uart2_default pinmux blsp_uart2 gpio4gpio5pinconf gpio4gpio5blsp1_uart2_sleep pinmuxgpio gpio4gpio5pinconf gpio4gpio5serial@f991e000%qcom,msm-uartdm-v1.4qcom,msm-uartdm lokay coreifaceH: defaultsleep ! clock-controller@fc400000qcom,gcc-msm8994+8@ memory@fc428000qcom,rpm-msg-ramB@syscon@fd484000.=sysconH@memorytmemoryreserved-memory.=gsmem@6a00000 LaliasesS/soc/serial@f991e000 modelcompatibleqcom,msm-idinterrupt-parent#address-cells#size-cellsqcom,board-idqcom,pmic-idstdout-pathcpudevice_typeregnext-level-cachephandlecache-levelinterrupts#clock-cellsclock-frequencystatusregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onsyscon#hwlock-cellsmemory-regionqcom,rpm-msg-ramhwlocksrangesinterrupt-controller#interrupt-cellsframe-numbergpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disablebias-pull-downclock-namesclockspinctrl-namespinctrl-0pinctrl-1#reset-cells#power-domain-cellsno-mapserial0