Ð þíZU8TÐ(…T˜ ARM Juno development board (r0)arm,junoarm,vexpress-<refclk7273800hz fixed-clockHUnýH ejuno:uartclkx2clk48mhz fixed-clockHUÜl eclk48mhzx6clk50mhz fixed-clockHUúð€esmc_clkxrefclk100mhz fixed-clockHUõá eapb_pclkxrefclk400mhz fixed-clockHUׄ efaxi_clkx,timer@2a810000arm,armv7-timer-mem€*Uúð€-< „disabledframe@2a830000‹ ˜<€*ƒmhu@2b1f0000arm,mhuarm,primecell€+˜$#£mhu_lpri_rxmhu_hpri_rx³¿ Æapb_pclkx(iommu@2b500000arm,mmu-401arm,smmu-v1€+P˜((Òßò „disabledx'iommu@2b600000arm,mmu-401arm,smmu-v1€+`˜**Òßòÿx interrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@€,,ð ,ð ,ð - < ˜ ?,xv2m@0arm,gic-v2m-frame3€x&timerarm,armv8-timer0˜ ?? ? ?etf@20010000 arm,coresight-tmcarm,primecell€ ¿ Æapb_pclkÿports-<port@0€endpointBMxport@1€endpointMx%tpiu@20030000!arm,coresight-tpiuarm,primecell€ ¿ Æapb_pclkÿportendpointBMx#funnel@20040000#arm,coresight-funnelarm,primecell€ ¿ Æapb_pclkÿports-<port@0€endpointMxport@1€endpointBM xport@2€endpointBM xport@3€endpointBM xetr@20070000 arm,coresight-tmcarm,primecell€ ] ¿ Æapb_pclkÿportendpointBM x$stm@20100000 arm,coresight-stmarm,primecell € (dstm-basestm-stimulus-base¿ Æapb_pclkÿportendpointMx cpu-debug@22010000&arm,coresight-cpu-debugarm,primecell€"¿ Æapb_pclkÿnetm@22040000"arm,coresight-etm4xarm,primecell€"¿ Æapb_pclkÿnportendpointMxfunnel@220c0000#arm,coresight-funnelarm,primecell€" ¿ Æapb_pclkÿports-<port@0€endpointMx port@1€endpointBMxport@2€endpointBMxcpu-debug@22110000&arm,coresight-cpu-debugarm,primecell€"¿ Æapb_pclkÿnetm@22140000"arm,coresight-etm4xarm,primecell€"¿ Æapb_pclkÿnportendpointMxcpu-debug@23010000&arm,coresight-cpu-debugarm,primecell€#¿ Æapb_pclkÿnetm@23040000"arm,coresight-etm4xarm,primecell€#¿ Æapb_pclkÿnportendpointMxfunnel@230c0000#arm,coresight-funnelarm,primecell€# ¿ Æapb_pclkÿports-<port@0€endpointMx port@1€endpointBMxport@2€endpointBMxport@3€endpointBMx port@4€endpointBMx"cpu-debug@23110000&arm,coresight-cpu-debugarm,primecell€#¿ Æapb_pclkÿnetm@23140000"arm,coresight-etm4xarm,primecell€#¿ Æapb_pclkÿnportendpointMxcpu-debug@23210000&arm,coresight-cpu-debugarm,primecell€#!¿ Æapb_pclkÿnetm@23240000"arm,coresight-etm4xarm,primecell€#$¿ Æapb_pclkÿnportendpointM xcpu-debug@23310000&arm,coresight-cpu-debugarm,primecell€#1¿ Æapb_pclkÿn!etm@23340000"arm,coresight-etm4xarm,primecell€#4¿ Æapb_pclkÿn!portendpointM"xreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecell€ ¿ Æapb_pclkÿports-<port@0€endpointM#xport@1€endpointM$x port@2€endpointBM%xsram@2e000000arm,juno-sram-nsmmio-sram€.€-<.€scp-shmem@0arm,juno-scp-shmem€scp-shmem@200arm,juno-scp-shmem€x)pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericrpci€@~ÿˆ-<òT_€€PPB@@ ™ ¬ˆ‰Š‹º& „disabledÅÔ'scpi arm,scpiÞ(å)clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocksH ëeatlclkaplclkgpuclkx?scpi-clkarm,scpi-variable-clocksHëepxlclkx.scpi-power-domainsarm,scpi-power-domainsùxsensorsarm,scpi-sensorsx*thermal-zonespmic/è=dS*soc/è=dS*big_cluster/è=dS* „disabledlittle_cluster/è=dS* „disabledgpu0/è=dS* „disabledgpu1/è=dS* „disablediommu@7fb00000arm,mmu-401arm,smmu-v1€°˜__Òßò „disabledx+iommu@7fb10000arm,mmu-401arm,smmu-v1€±˜ccÒßx-iommu@7fb20000arm,mmu-401arm,smmu-v1€²˜aaÒßx0iommu@7fb30000arm,mmu-401arm,smmu-v1€³˜eeÒßòx5dma@7ff00000arm,pl330arm,primecell€ðcn| l˜XYZ[\lmnoH]+++++++++¿, Æapb_pclkhdlcd@7ff50000 arm,hdlcd€õ ˜]]-¿.Æpxlclkporthdlcd1-endpointM/x4hdlcd@7ff60000 arm,hdlcd€ö ˜U]0¿.Æpxlclkporthdlcd0-endpointM1x3uart@7ff80000arm,pl011arm,primecell€ø ˜S¿2Æuartclkapb_pclki2c@7ffa0000snps,designware-i2c€ú-< ˜hU€Šô¿hdmi-transmitter@70 nxp,tda998x€pporttda998x-0-endpointM3x1hdmi-transmitter@71 nxp,tda998x€qporttda998x-1-endpointM4x/ohci@7ffb0000 generic-ohci€û ˜t]5¿6ehci@7ffc0000 generic-ehci€ü ˜u]5¿6memory-controller@7ffd0000arm,pl354arm,primecell€ý˜VW¿ Æapb_pclkmemory@80000000rmemory €€€€smb@8000000 simple-bus-<x   ™Ô¬DEF ¡¢£¤¥ ¦ § ¨ ©clk24mhz fixed-clockHUn6ejuno_mb:clk24mhzx<clk25mhz fixed-clockHU}x@ejuno_mb:clk25mhzx8refclk1mhz fixed-clockHUB@ejuno_mb:refclk1mhzx;refclk32khz fixed-clockHU€ejuno_mb:refclk32khzx:motherboardarm,vexpress,v2p-p1simple-bus-<  V2M-JunoŸR§¹rs1mcc-sb-3v3regulator-fixed ÌMCC_SB_3V3Û2Z ó2Z  x9gpio_keys gpio-keys-<power-button21?tJPOWER P7home-button21?fJHOME P7rlock-button21?˜JRLOCK P7vol-up-button21?sJVOL+ P7vol-down-button21?rJVOL- P7nmi-button21?cJNMI P7flash@0,00000000arm,vexpress-flashcfi-flashVafs €g „disabledethernet@2,00000000smsc,lan9118smsc,lan9115 €˜rmii{ˆ¿8°9¾9iofpga@3,00000000 simple-bus-< sysctl@20000arm,sp810arm,primecell€ ¿:;<Ærefclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3 Î====Þ;;;;x=apbregs@10000sysconsimple-mfd€led0register-bit-ledõ§ Jvexpress:0 üheartbeatonled1register-bit-ledõ§ Jvexpress:1ümmc0offled2register-bit-ledõ§ Jvexpress:2ücpu0offled3register-bit-ledõ§ Jvexpress:3ücpu1offled4register-bit-ledõ§ Jvexpress:4ücpu2offled5register-bit-ledõ§  Jvexpress:5ücpu3offled6register-bit-ledõ§@ Jvexpress:6offled7register-bit-ledõ§€ Jvexpress:7offmmci@50000arm,pl180arm,primecell€˜ ·.9¿<Æmclkapb_pclkkmi@60000arm,pl050arm,primecell€˜¿<ÆKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecell€˜¿<ÆKMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecell€˜¿<Æwdogclkapb_pclktimer@110000arm,sp804arm,primecell€˜ ¿==<Ætimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecell€˜ ¿==<Ætimclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecell€˜¿ Æapb_pclkgpio@1d0000arm,pl061arm,primecell€˜¿ Æapb_pclk:J x7tlx@60000000 simple-bus-<` ™ ¬¨aliasesV/uart@7ff80000chosen^serial0:115200n8psci arm,psci-0.2jsmccpus-<cpu-mapcluster0core0ncore1ncluster1core0ncore1ncore2ncore3n!idle-states qarm,pscicpu-sleep-0arm,idle-state~•¦,·°ÇÐx@cluster-sleep-0arm,idle-state~•¦·°Ç ÄxAcpu@0arm,cortex-a57arm,armv8€rcpuØpsciæÀó@€@1>>¿?O@A_xcpu@1arm,cortex-a57arm,armv8€rcpuØpsciæÀó@€@1>>¿?O@A_xcpu@100arm,cortex-a53arm,armv8€rcpuØpsciæ€ó@€@1€>B¿?O@A_Bxcpu@101arm,cortex-a53arm,armv8€rcpuØpsciæ€ó@€@1€>B¿?O@A_Bxcpu@102arm,cortex-a53arm,armv8€rcpuØpsciæ€ó@€@1€>B¿?O@A_Bxcpu@103arm,cortex-a53arm,armv8€rcpuØpsciæ€ó@€@1€>B¿?O@A_Bx!l2-cache0cacheè õ@x>l2-cache1cacheèõ@xBpmu_a57arm,cortex-a57-pmu˜rpmu_a53arm,cortex-a53-pmu0˜r! dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregstatusframe-numberinterruptsinterrupt-names#mbox-cellsclocksclock-names#iommu-cells#global-interruptsdma-coherentpower-domains#interrupt-cellsinterrupt-controllermsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domaininterrupt-map-maskinterrupt-mapmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsarm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce_intervalwakeup-sourcelinux,codelabelgpioslinux,part-probebank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity