╨ ■э^▒8Y,(ЕXЇ ARM Juno development board (r2)"arm,juno-r2arm,junoarm,vexpress-<refclk7273800hzfixed-clockHUn¤H ejuno:uartclkx1clk48mhzfixed-clockHU▄l eclk48mhzx5clk50mhzfixed-clockHU·ЁАesmc_clkxrefclk100mhzfixed-clockHUїс eapb_pclkxrefclk400mhzfixed-clockHU╫Д efaxi_clkx+timer@2a810000arm,armv7-timer-memА*БU·ЁА-<Дokayframe@2a830000ЛШ<А*Гmhu@2b1f0000arm,mhuarm,primecellА+Ш$#гmhu_lpri_rxmhu_hpri_rx│┐ ╞apb_pclkx'iommu@2b500000arm,mmu-401arm,smmu-v1А+PШ((╥▀Є Дdisabledx&iommu@2b600000arm,mmu-401arm,smmu-v1А+`Ш**╥▀Є xinterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@А,,Ё ,Ё ,Ё - <Ш ?,xv2m@0arm,gic-v2m-frame3Аx%timerarm,armv8-timer0Ш ??? ?etf@20010000 arm,coresight-tmcarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointBMxport@1АendpointMxAtpiu@20030000!arm,coresight-tpiuarm,primecellА ┐ ╞apb_pclk portendpointBMx"funnel@20040000#arm,coresight-funnelarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointMxport@1АendpointBM xport@2АendpointBM xetr@20070000 arm,coresight-tmcarm,primecellА ]┐ ╞apb_pclk portendpointBMx#stm@20100000 arm,coresight-stmarm,primecell А (dstm-basestm-stimulus-base┐ ╞apb_pclk portendpointM cpu-debug@22010000&arm,coresight-cpu-debugarm,primecellА"┐ ╞apb_pclk netm@22040000"arm,coresight-etm4xarm,primecellА"┐ ╞apb_pclk nportendpointMxfunnel@220c0000#arm,coresight-funnelarm,primecellА"┐ ╞apb_pclk ports-<port@0АendpointMx port@1АendpointBMxport@2АendpointBMxcpu-debug@22110000&arm,coresight-cpu-debugarm,primecellА"┐ ╞apb_pclk netm@22140000"arm,coresight-etm4xarm,primecellА"┐ ╞apb_pclk nportendpointMxcpu-debug@23010000&arm,coresight-cpu-debugarm,primecellА#┐ ╞apb_pclk netm@23040000"arm,coresight-etm4xarm,primecellА#┐ ╞apb_pclk nportendpointMxfunnel@230c0000#arm,coresight-funnelarm,primecellА#┐ ╞apb_pclk ports-<port@0АendpointMx port@1АendpointBMxport@2АendpointBMxport@3АendpointBMxport@4АendpointBMx!cpu-debug@23110000&arm,coresight-cpu-debugarm,primecellА#┐ ╞apb_pclk netm@23140000"arm,coresight-etm4xarm,primecellА#┐ ╞apb_pclk nportendpointMxcpu-debug@23210000&arm,coresight-cpu-debugarm,primecellА#!┐ ╞apb_pclk netm@23240000"arm,coresight-etm4xarm,primecellА#$┐ ╞apb_pclk nportendpointMxcpu-debug@23310000&arm,coresight-cpu-debugarm,primecellА#1┐ ╞apb_pclk n etm@23340000"arm,coresight-etm4xarm,primecellА#4┐ ╞apb_pclk n portendpointM!xreplicator@20120000/arm,coresight-dynamic-replicatorarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointM"xport@1АendpointM#xport@2АendpointBM$x@sram@2e000000arm,juno-sram-nsmmio-sramА.А-<.Аscp-shmem@0arm,juno-scp-shmemАscp-shmem@200arm,juno-scp-shmemАx(pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericrpciА@~ И-<ЄT_ААPPB@@ ЩамИЙКЛ║%Дokay┼╘&scpi arm,scpi▐'х(clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocksHыeatlclkaplclkgpuclkxDscpi-clkarm,scpi-variable-clocksHыepxlclkx-scpi-power-domainsarm,scpi-power-domains∙xsensorsarm,scpi-sensorsx)thermal-zonespmic/ш=dS)soc/ш=dS)big_cluster/ш=dS)Дokaylittle_cluster/ш=dS)Дokaygpu0/ш=dS)Дokaygpu1/ш=dS)Дokayiommu@7fb00000arm,mmu-401arm,smmu-v1А░Ш__╥▀Є Дdisabledx*iommu@7fb10000arm,mmu-401arm,smmu-v1А▒Шcc╥▀x,iommu@7fb20000arm,mmu-401arm,smmu-v1А▓Шaa╥▀x/iommu@7fb30000arm,mmu-401arm,smmu-v1А│Шee╥▀Єx4dma@7ff00000arm,pl330arm,primecellАЁcn| lШXYZ[\lmnoH]*********┐+ ╞apb_pclkhdlcd@7ff50000 arm,hdlcdАїШ]],┐-╞pxlclkporthdlcd1-endpointM.x3hdlcd@7ff60000 arm,hdlcdАЎШU]/┐-╞pxlclkporthdlcd0-endpointM0x2uart@7ff80000arm,pl011arm,primecellА°ШS┐1╞uartclkapb_pclki2c@7ffa0000snps,designware-i2cА·-<ШhUАКЇ┐hdmi-transmitter@70nxp,tda998xАpporttda998x-0-endpointM2x0hdmi-transmitter@71nxp,tda998xАqporttda998x-1-endpointM3x.ohci@7ffb0000 generic-ohciА√Шt]4┐5ehci@7ffc0000 generic-ehciА№Шu]4┐5memory-controller@7ffd0000arm,pl354arm,primecellА¤ШVW┐ ╞apb_pclkmemory@80000000rmemory ААААsmb@8000000simple-bus-<x Щ╘мDEFабвгде ж зийclk24mhzfixed-clockHUn6ejuno_mb:clk24mhzx;clk25mhzfixed-clockHU}x@ejuno_mb:clk25mhzx7refclk1mhzfixed-clockHUB@ejuno_mb:refclk1mhzx:refclk32khzfixed-clockHUАejuno_mb:refclk32khzx9motherboardarm,vexpress,v2p-p1simple-bus-< V2M-JunoЯRз╣rs1mcc-sb-3v3regulator-fixed╠MCC_SB_3V3█2Zає2Zаx8gpio_keys gpio-keys-<power-button21?tJPOWERP6home-button21?fJHOMEP6rlock-button21?ШJRLOCKP6vol-up-button21?sJVOL+P6vol-down-button21?rJVOL-P6nmi-button21?cJNMIP6flash@0,00000000arm,vexpress-flashcfi-flashVafsАg Дdisabledethernet@2,00000000smsc,lan9118smsc,lan9115АШrmii{ИЭ┐7░8╛8iofpga@3,00000000simple-bus-< sysctl@20000arm,sp810arm,primecellА┐9:;╞refclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3 ╬<<<<▐::::x<apbregs@10000sysconsimple-mfdАled0register-bit-ledїзJvexpress:0 №heartbeatonled1register-bit-ledїзJvexpress:1№mmc0offled2register-bit-ledїзJvexpress:2№cpu0offled3register-bit-ledїзJvexpress:3№cpu1offled4register-bit-ledїзJvexpress:4№cpu2offled5register-bit-ledїз Jvexpress:5№cpu3offled6register-bit-ledїз@Jvexpress:6offled7register-bit-ledїзАJvexpress:7offmmci@50000arm,pl180arm,primecellАШ ╖.8┐;╞mclkapb_pclkkmi@60000arm,pl050arm,primecellАШ┐;╞KMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecellАШ┐;╞KMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecellАШ┐;╞wdogclkapb_pclktimer@110000arm,sp804arm,primecellАШ ┐<<;╞timclken1timclken2apb_pclktimer@120000arm,sp804arm,primecellАШ ┐<<;╞timclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecellАШ┐ ╞apb_pclkgpio@1d0000arm,pl061arm,primecellАШ┐ ╞apb_pclk:J x6tlx@60000000simple-bus-<` Щ миfunnel@20130000#arm,coresight-funnelarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointM=x>port@1АendpointBx etf@20140000 arm,coresight-tmcarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointBM>x=port@1АendpointM?xBfunnel@20150000#arm,coresight-funnelarm,primecellА ┐ ╞apb_pclk ports-<port@0АendpointM@x$port@1АendpointBMAxport@2АendpointBMBx?aliasesV/uart@7ff80000chosen^serial0:115200n8psci arm,psci-0.2jsmccpus-<cpu-mapcluster0core0ncore1ncluster1core0ncore1ncore2ncore3n idle-states qarm,pscicpu-sleep-0arm,idle-state~Хж,╖░╟╨xEcluster-sleep-0arm,idle-state~ХжР╖░╟ ─xFcpu@0arm,cortex-a72arm,armv8Аrcpu╪psciц└є@А@1>C┐DOEF_xcpu@1arm,cortex-a72arm,armv8Аrcpu╪psciц└є@А@1>C┐DOEF_xcpu@100arm,cortex-a53arm,armv8Аrcpu╪psciцАє@А@1А>G┐DOEF_хxcpu@101arm,cortex-a53arm,armv8Аrcpu╪psciцАє@А@1А>G┐DOEF_хxcpu@102arm,cortex-a53arm,armv8Аrcpu╪psciцАє@А@1А>G┐DOEF_хxcpu@103arm,cortex-a53arm,armv8Аrcpu╪psciцАє@А@1А>G┐DOEF_хx l2-cache0cacheш ї@xCl2-cache1cacheшї@xGpmu_a72arm,cortex-a72-pmuШrpmu_a53arm,cortex-a53-pmu0Шr dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandleregstatusframe-numberinterruptsinterrupt-names#mbox-cellsclocksclock-names#iommu-cells#global-interruptsdma-coherentpower-domains#interrupt-cellsinterrupt-controllermsi-controllerslave-moderemote-endpointiommusreg-namescpudevice_typebus-rangelinux,pci-domaininterrupt-map-maskinterrupt-mapmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsarm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce_intervalwakeup-sourcelinux,codelabelgpioslinux,part-probebank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity