8|`( |(Sony Xperia Z1 Compact!sony,xperia-amamiqcom,msm8974,reserved-memory=mpss@8000000DHO2mba@d100000D HO1wcnss@d200000D HO3adsp@dc00000D HOvenus@f500000DPPHsmem@fa00000D HOtz@fc00000DHrfsa@fd60000DHrmtfs@fd80000!qcom,rmtfs-memDHWcpus f cpu@0 !qcom,kraitqqcom,kpss-acc-v2cpuDORcpu@1 !qcom,kraitqqcom,kpss-acc-v2cpuDOTcpu@2 !qcom,kraitqqcom,kpss-acc-v2cpuD OVcpu@3 !qcom,kraitqqcom,kpss-acc-v2cpuD  OXl2-cache!cache Oidle-statesspc#!qcom,idle-state-spcarm,idle-stateOmemorymemoryDthermal-zonescpu0-thermal tripstrip00$<passivetrip10< criticalcpu1-thermal tripstrip00$<passivetrip10< criticalcpu2-thermal tripstrip00$<passivetrip10< criticalcpu3-thermal tripstrip00$<passivetrip10< criticalq6-dsp-thermal tripstrip-point00_<hotmodemtx-thermal tripstrip-point00_<hotvideo-thermal tripstrip-point00s<hotwlan-thermal tripstrip-point00(<hotgpu-top-thermal tripstrip-point00_<hotgpu-bottom-thermal tripstrip-point00_<hotcpu-pmu!qcom,krait-pmu fclocksxo_board !fixed-clockGT$Osleep_clk !fixed-clockGTtimer!arm,armv7-timer0fT$adsp-pil!qcom,msm8974-adsp-pil@d#xwdogfatalreadyhandoverstop-ackxostopsmd-edge f lpasssmem !qcom,smemsmp2p-adsp !qcom,smp2p, f  )master-kernel9master-kernelIOslave-kernel 9slave-kernel`uOsmp2p-modem !qcom,smp2p, f )master-kernel9master-kernelIO0slave-kernel 9slave-kernel`uO,smp2p-wcnss !qcom,smp2p, f )master-kernel9master-kernelIO5slave-kernel 9slave-kernel`uO4smsm !qcom,smsm     apps@0DIO:modem@1D f`uadsp@2D f`uwcnss@7D f`ufirmwarescm !qcom,scmcorebusifacesoc= !simple-businterrupt-controller@f9000000!qcom,msm-qgic2`uD Osyscon@f9011000!sysconDOqfprom@fc4bc000 !qcom,qfpromDKcalib@d0DObackup@440D@Othermal-sensor@fc4a9000!qcom,msm8974-tsensDJJcalibcalib_backup  fxuplowO timer@f9020000=!arm,armv7-timer-memDT$frame@f9021000fD frame@f9023000 f D0 disabledframe@f9024000 f D@ disabledframe@f9025000 f DP disabledframe@f9026000 f D` disabledframe@f9027000 f Dp disabledframe@f9028000 fD disabledpower-controller@f9089000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2DOpower-controller@f9099000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D Opower-controller@f90a9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D O power-controller@f90b9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D O power-controller@f9012000 !qcom,saw2D O clock-controller@f9088000!qcom,kpss-acc-v2DOclock-controller@f9098000!qcom,kpss-acc-v2D Oclock-controller@f90a8000!qcom,kpss-acc-v2D Oclock-controller@f90b8000!qcom,kpss-acc-v2D O restart@fc4ab000 !qcom,psholdDJclock-controller@fc400000!qcom,gcc-msm8974GD@@Osyscon@fd4a0000!sysconDJO%syscon@fd484000!sysconDH@ Oclock-controller@fd8c0000!qcom,mmcc-msm8974GD`OZtcsr-mutex!qcom,tcsr-mutex '.Omemory@fc428000!qcom,rpm-msg-ramDB@Oserial@f991d000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD fkeW coreiface disabledserial@f991e000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD flgW coreifaceokay$`uO>boost-bypass*gpio21/normalOggpio-keys-active*gpio2gpio3gpio4gpio5/normalGOhmpps@a000!qcom,pm8941-mppqcom,spmi-mppD?`uO?temp-alarm@2400!qcom,spmi-temp-alarmD$f$@thermalvadc@3100!qcom,spmi-vadcD1f1O@bat_tempD0die_tempDref_625mvD ref_1250vD ref_gndDref_vddDvbat_snsDiadc@3600 !qcom,pm8941-iadcqcom,spmi-iadcD6f6'coincell@2800!qcom,pm8941-coincellD(okay4 pm8941@1!qcom,pm8941qcom,spmi-pmicDwled@d800!qcom,pm8941-wledD backlightokay".A%Z@nwregulators!qcom,pm8941-regulators fxocp-5vs1ocp-5vs2As4LK@LK@OA5vs1 .C_O=5vs2 .C_dma-controller@f9944000!qcom,bam-v1.4.0D@ fqbam_clkvpO;etr@fc322000 !arm,coresight-tmcarm,primecellD2 66 apb_pclkatclkin-portsportendpointBODtpiu@fc318000!!arm,coresight-tpiuarm,primecellD166 apb_pclkatclkin-portsportendpointCOEreplicator@fc31c000/!arm,coresight-dynamic-replicatorarm,primecellD166 apb_pclkatclkout-portsport@0DendpointDOBport@1DendpointEOCin-portsportendpointFOGetf@fc307000 !arm,coresight-tmcarm,primecellD0p66 apb_pclkatclkout-portsportendpointGOFin-portsportendpointHOJfunnel@fc31b000+!arm,coresight-dynamic-funnelarm,primecellD166 apb_pclkatclkin-portsport@1DendpointIOLout-portsportendpointJOHfunnel@fc31a000+!arm,coresight-dynamic-funnelarm,primecellD166 apb_pclkatclkin-portsport@5DendpointKOQout-portsportendpointLOIfunnel@fc345000+!arm,coresight-dynamic-funnelarm,primecellD4P66 apb_pclkatclkin-portsport@0DendpointMOSport@1DendpointNOUport@2DendpointOOWport@3DendpointPOYout-portsportendpointQOKetm@fc33c000"!arm,coresight-etm4xarm,primecellD366 apb_pclkatclkRout-portsportendpointSOMetm@fc33d000"!arm,coresight-etm4xarm,primecellD366 apb_pclkatclkTout-portsportendpointUONetm@fc33e000"!arm,coresight-etm4xarm,primecellD366 apb_pclkatclkVout-portsportendpointWOOetm@fc33f000"!arm,coresight-etm4xarm,primecellD366 apb_pclkatclkXout-portsportendpointYOPocmem@fdd00000!qcom,msm8974-ocmemD  Tctrlmem6"Zt coreifacegmu-sram@0DO[interconnect@fc380000D8!qcom,msm8974-bimc busbus_a66O^interconnect@fc460000DF@!qcom,msm8974-snoc busbus_a66interconnect@fc468000DF@!qcom,msm8974-pnoc busbus_a66interconnect@fc470000DG@!qcom,msm8974-ocmemnoc busbus_a6"6#O_interconnect@fc478000DG@!qcom,msm8974-mmssnoc busbus_aZrZrO]interconnect@fc480000DH@!qcom,msm8974-cnoc busbus_a66adreno@fdb00000 disabled!qcom,adreno-330.1qcom,adrenoDTkgsl_3d0_reg_memory f! xkgsl_3d0_irqcoreifacemem_ifaceZwZxZy[Z\ ]^_ _ gfx-memocmemopp_table!operating-points-v2O\opp-320000000 opp-200000000 opp-27000000 mdss@fd900000 disabled !qcom,mdssD@Tmdss_physvbif_physZZ]Z^Zmifacebusvsync fH`u=O`mdp@fd900000 disabled !qcom,mdp5D  Tmdp_phys,`f Z]Z^ZiZmifacebuscorevsync]^ mdp0-memportsport@0DendpointaOcdsi@fd922800 disabled!qcom,mdss-dsi-ctrlD( Tdsi_ctrl,`fZ!Z bb8ZiZ]Z^Z_ZkZdZn-mdp_coreifacebusbytepixelcorecore_mmssbdsi-phyportsport@0DendpointcOaport@1Dendpointdsi-phy@fd922a00 disabled!qcom,dsi-phy-28nm-hpmD*+-0"Tdsi_plldsi_phydsi_phy_regulatorGC ( Z] ifacerefObimem@fe805000 disabled!sysconsimple-mfdDPreboot-mode!syscon-reboot-mode ;\smd !qcom,smdrpm f rpm_requests!qcom,rpm-msm8974 rpm_requestsclock-controller!qcom,rpmcc-msm8974qcom,rpmccGO6pm8841-regulators!qcom,rpm-pm8841-regulatorss1 LO.s2 Os3 O-s4 s5s6s7s8pm8941-regulators!qcom,rpm-pm8941-regulators Bd S jd |e e f f fs1    Ods2 p p Oes3w@w@  Ol1((  l2OOl3OOl4((l5w@w@l6w@w@ O*l7w@w@ l8w@w@l9w@-pl10l11 pO7l12w@w@  O/l13w@-p O l14w@w@l15GGl16)2)2l17)2)2l18+|+|l192Z2ZO8l20-p-p   * @Ol21-p-p Ol22--l23**l24.. O+lvs1lvs2lvs3s4LK@LK@vreg-boost!regulator-fixed @vreg-boost00   O> T { rcamera-snapshotcamera_snapshot > { camera-focus camera_focus > { volume-up volume_up > { smemory@0D@@@memory #address-cells#size-cellsmodelcompatibleinterrupt-parentrangesregno-mapphandleqcom,client-idinterruptsenable-methoddevice_typenext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis#clock-cellsclock-frequencyinterrupts-extendedinterrupt-namescx-supplyclocksclock-namesmemory-regionqcom,smem-statesqcom,smem-state-namesqcom,ipcqcom,smd-edgelabelqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsqcom,ipc-1qcom,ipc-2qcom,ipc-3nvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsframe-numberstatusregulator#reset-cells#power-domain-cellssyscon#hwlock-cellspinctrl-namespinctrl-0reg-namesvmmc-supplyvqmmc-supplybus-widthnon-removablecd-gpiosassigned-clocksassigned-clock-ratesresetsreset-namesphy_typedr_modeahb-burst-configphy-namesphysphy-selectextconvbus-supplyhnp-disablesrp-disableadp-disable#phy-cellsv1p8-supplyv3p3-supplyqcom,init-seqmss-supplymx-supplypll-supplyqcom,halt-regsvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-channelsqcom,mmiogpio-controllergpio-ranges#gpio-cellspinsfunctiondrive-strengthbias-pull-upbias-disabledmasdma-namesqcom,eeqcom,channeldebounceusb-otg-in-supplyqcom,fast-charge-safe-currentqcom,fast-charge-current-limitqcom,dc-current-limitqcom,fast-charge-safe-voltageqcom,fast-charge-high-threshold-voltageqcom,fast-charge-low-threshold-voltageqcom,auto-recharge-threshold-voltageqcom,minimum-input-voltagepower-sourceio-channelsio-channel-names#io-channel-cellsqcom,external-resistor-micro-ohmsqcom,rset-ohmsqcom,vset-millivoltsqcom,cs-outqcom,current-limitqcom,current-boost-limitqcom,switching-freqqcom,ovpqcom,num-stringsvin_5vs-supplyregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-pull-downregulator-over-current-protectionqcom,ocp-max-retriesqcom,ocp-retry-delayqcom,vs-soft-start-strengthregulator-initial-mode#dma-cellsqcom,controlled-remotelyremote-endpointcpu#interconnect-cellssrampower-domainsoperating-points-v2interconnectsinterconnect-namesopp-hzassigned-clock-parentsqcom,dsi-phy-indexoffsetvdd_l1_l3-supplyvdd_l2_lvs1_2_3-supplyvdd_l4_l11-supplyvdd_l5_l7-supplyvdd_l6_l12_l14_l15-supplyvdd_l9_l10_l17_l22-supplyvdd_l13_l20_l23_l24-supplyvdd_l21-supplyregulator-always-onregulator-boot-onregulator-allow-set-loadregulator-system-loadregulator-namegpioenable-active-highserial0stdout-pathlinux,input-typelinux,code