8yp(y8Qualcomm APQ8074 Dragonboard&!qcom,apq8074-dragonboardqcom,apq8074,reserved-memory=mpss@8000000DHO1mba@d100000D HO0wcnss@d200000D HO2adsp@dc00000D HOvenus@f500000DPPHsmem@fa00000D HOtz@fc00000DHrfsa@fd60000DHrmtfs@fd80000!qcom,rmtfs-memDHWcpus f cpu@0 !qcom,kraitqqcom,kpss-acc-v2cpuDORcpu@1 !qcom,kraitqqcom,kpss-acc-v2cpuDOTcpu@2 !qcom,kraitqqcom,kpss-acc-v2cpuD OVcpu@3 !qcom,kraitqqcom,kpss-acc-v2cpuD  OXl2-cache!cache Oidle-statesspc#!qcom,idle-state-spcarm,idle-stateOmemorymemoryDthermal-zonescpu0-thermal tripstrip00$<passivetrip10< criticalcpu1-thermal tripstrip00$<passivetrip10< criticalcpu2-thermal tripstrip00$<passivetrip10< criticalcpu3-thermal tripstrip00$<passivetrip10< criticalq6-dsp-thermal tripstrip-point00_<hotmodemtx-thermal tripstrip-point00_<hotvideo-thermal tripstrip-point00s<hotwlan-thermal tripstrip-point00(<hotgpu-top-thermal tripstrip-point00_<hotgpu-bottom-thermal tripstrip-point00_<hotcpu-pmu!qcom,krait-pmu fclocksxo_board !fixed-clockGT$Osleep_clk !fixed-clockGTtimer!arm,armv7-timer0fT$adsp-pil!qcom,msm8974-adsp-pil@d#xwdogfatalreadyhandoverstop-ackxostopsmd-edge f lpasssmem !qcom,smemsmp2p-adsp !qcom,smp2p, f  )master-kernel9master-kernelIOslave-kernel 9slave-kernel`uOsmp2p-modem !qcom,smp2p, f )master-kernel9master-kernelIO/slave-kernel 9slave-kernel`uO+smp2p-wcnss !qcom,smp2p, f )master-kernel9master-kernelIO4slave-kernel 9slave-kernel`uO3smsm !qcom,smsm     apps@0DIO9modem@1D f`uadsp@2D f`uwcnss@7D f`ufirmwarescm !qcom,scmcorebusifacesoc= !simple-businterrupt-controller@f9000000!qcom,msm-qgic2`uD Osyscon@f9011000!sysconDOqfprom@fc4bc000 !qcom,qfpromDKcalib@d0DObackup@440D@Othermal-sensor@fc4a9000!qcom,msm8974-tsensDJJcalibcalib_backup  fxuplowO timer@f9020000=!arm,armv7-timer-memDT$frame@f9021000fD frame@f9023000 f D0 disabledframe@f9024000 f D@ disabledframe@f9025000 f DP disabledframe@f9026000 f D` disabledframe@f9027000 f Dp disabledframe@f9028000 fD disabledpower-controller@f9089000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2DOpower-controller@f9099000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D Opower-controller@f90a9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D O power-controller@f90b9000%!qcom,msm8974-saw2-v2.1-cpuqcom,saw2D O power-controller@f9012000 !qcom,saw2D O clock-controller@f9088000!qcom,kpss-acc-v2DOclock-controller@f9098000!qcom,kpss-acc-v2D Oclock-controller@f90a8000!qcom,kpss-acc-v2D Oclock-controller@f90b8000!qcom,kpss-acc-v2D O restart@fc4ab000 !qcom,psholdDJclock-controller@fc400000!qcom,gcc-msm8974GD@@Osyscon@fd4a0000!sysconDJO$syscon@fd484000!sysconDH@ Oclock-controller@fd8c0000!qcom,mmcc-msm8974GD`OZtcsr-mutex!qcom,tcsr-mutex '.Omemory@fc428000!qcom,rpm-msg-ramDB@Oserial@f991d000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD fkeW coreiface disabledserial@f991e000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD flgW coreifaceokayserial@f995d000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD fqq coreiface disabledserial@f995e000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD frq coreiface disabledserial@f9960000%!qcom,msm-uartdm-v1.4qcom,msm-uartdmD ftq coreiface disabledsdhci@f9824900%!qcom,msm8974-sdhciqcom,sdhci-msm-v4DI@wdefault F^!j"usb@f9a55000 !qcom,ci-hdrcDPR f  ifacecore xh coreulpiotgusb-phyokay# $ %&'+7O(ulpiphy@a(!qcom,usb-hs-phy-msm8974qcom,usb-hs-phyC  refsleep (phypor disabledphy@b(!qcom,usb-hs-phy-msm8974qcom,usb-hs-phyC  refsleep (phyporokayN)Z* %fcO#rng@f9bff000 !qcom,prngDcoreremoteproc@fc880000!qcom,msm8974-mss-pilD  $`uO>boost-bypass*gpio21/normalOfmpps@a000!qcom,pm8941-mppqcom,spmi-mppD?`uO?temp-alarm@2400!qcom,spmi-temp-alarmD$f$@thermalvadc@3100!qcom,spmi-vadcD1f1O@bat_tempD0die_tempDref_625mvD ref_1250vD ref_gndDref_vddDvbat_snsDiadc@3600 !qcom,pm8941-iadcqcom,spmi-iadcD6f6'coincell@2800!qcom,pm8941-coincellD( disabledpm8941@1!qcom,pm8941qcom,spmi-pmicDwled@d800!qcom,pm8941-wledD backlight disabledregulators!qcom,pm8941-regulators fxocp-5vs1ocp-5vs2As4LK@+LK@COA5vs1C_s O=5vs2C_s dma-controller@f9944000!qcom,bam-v1.4.0D@ fqbam_clkO:etr@fc322000 !arm,coresight-tmcarm,primecellD2 55 apb_pclkatclkin-portsportendpointBODtpiu@fc318000!!arm,coresight-tpiuarm,primecellD155 apb_pclkatclkin-portsportendpointCOEreplicator@fc31c000/!arm,coresight-dynamic-replicatorarm,primecellD155 apb_pclkatclkout-portsport@0DendpointDOBport@1DendpointEOCin-portsportendpointFOGetf@fc307000 !arm,coresight-tmcarm,primecellD0p55 apb_pclkatclkout-portsportendpointGOFin-portsportendpointHOJfunnel@fc31b000+!arm,coresight-dynamic-funnelarm,primecellD155 apb_pclkatclkin-portsport@1DendpointIOLout-portsportendpointJOHfunnel@fc31a000+!arm,coresight-dynamic-funnelarm,primecellD155 apb_pclkatclkin-portsport@5DendpointKOQout-portsportendpointLOIfunnel@fc345000+!arm,coresight-dynamic-funnelarm,primecellD4P55 apb_pclkatclkin-portsport@0DendpointMOSport@1DendpointNOUport@2DendpointOOWport@3DendpointPOYout-portsportendpointQOKetm@fc33c000"!arm,coresight-etm4xarm,primecellD355 apb_pclkatclk Rout-portsportendpointSOMetm@fc33d000"!arm,coresight-etm4xarm,primecellD355 apb_pclkatclk Tout-portsportendpointUONetm@fc33e000"!arm,coresight-etm4xarm,primecellD355 apb_pclkatclk Vout-portsportendpointWOOetm@fc33f000"!arm,coresight-etm4xarm,primecellD355 apb_pclkatclk Xout-portsportendpointYOPocmem@fdd00000!qcom,msm8974-ocmemD  swdefaultfvreg-vph-pwr!regulator-fixed_vph-pwr6+6 aliases/soc/serial@f991e000/soc/spmi@fc4cf000/pm8941@0/soc/spmi@fc4cf000/pm8841@4chosenserial0:115200n8 #address-cells#size-cellsmodelcompatibleinterrupt-parentrangesregno-mapphandleqcom,client-idinterruptsenable-methoddevice_typenext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresis#clock-cellsclock-frequencyinterrupts-extendedinterrupt-namescx-supplyclocksclock-namesmemory-regionqcom,smem-statesqcom,smem-state-namesqcom,ipcqcom,smd-edgelabelqcom,rpm-msg-ramhwlocksqcom,smemqcom,local-pidqcom,remote-pidqcom,entry-name#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsqcom,ipc-1qcom,ipc-2qcom,ipc-3nvmem-cellsnvmem-cell-names#qcom,sensors#thermal-sensor-cellsframe-numberstatusregulator#reset-cells#power-domain-cellssyscon#hwlock-cellsreg-namesbus-widthnon-removablevmmc-supplyvqmmc-supplypinctrl-namespinctrl-0cd-gpiosassigned-clocksassigned-clock-ratesresetsreset-namesphy_typedr_modeahb-burst-configphy-namesphysphy-selectextconvbus-supplyhnp-disablesrp-disableadp-disable#phy-cellsv3p3-supplyv1p8-supplyqcom,init-seqmss-supplymx-supplypll-supplyqcom,halt-regsvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-channelsqcom,mmiogpio-controllergpio-ranges#gpio-cellspinsfunctiondrive-strengthbias-disablebias-pull-updmasdma-namespagesizeread-onlyqcom,eeqcom,channeldebounceusb-otg-in-supplyio-channelsio-channel-names#io-channel-cellsqcom,external-resistor-micro-ohmsvin_5vs-supplyregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-pull-downregulator-over-current-protectionqcom,ocp-max-retriesqcom,ocp-retry-delayqcom,vs-soft-start-strengthregulator-initial-mode#dma-cellsremote-endpointcpu#interconnect-cellssrampower-domainsoperating-points-v2interconnectsinterconnect-namesopp-hzassigned-clock-parentsqcom,dsi-phy-indexoffsetvdd_l1_l3-supplyvdd_l2_lvs1_2_3-supplyvdd_l4_l11-supplyvdd_l5_l7-supplyvdd_l6_l12_l14_l15-supplyregulator-always-onregulator-boot-onregulator-allow-set-loadregulator-system-loadregulator-namegpioenable-active-highserial0usid0usid4stdout-path