8(Pgoogle,kevin-rev15google,kevin-rev14google,kevin-rev13google,kevin-rev12google,kevin-rev11google,kevin-rev10google,kevin-rev9google,kevin-rev8google,kevin-rev7google,kevin-rev6google,kevingoogle,grurockchip,rk3399 + 7Google Kevin =convertiblealiasesJ/pinctrl/gpio@ff720000P/pinctrl/gpio@ff730000V/pinctrl/gpio@ff780000\/pinctrl/gpio@ff788000b/pinctrl/gpio@ff790000h/i2c@ff3c0000m/i2c@ff110000r/i2c@ff120000w/i2c@ff130000|/i2c@ff3d0000/i2c@ff140000/i2c@ff150000/i2c@ff160000/i2c@ff3e0000/serial@ff180000/serial@ff190000/serial@ff1a0000/serial@ff1b0000/serial@ff370000/mmc@fe320000/mmc@fe330000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1cpu@0cpuarm,cortex-a53pscid, < P [cpu@1cpuarm,cortex-a53pscid, < P [cpu@2cpuarm,cortex-a53pscid, < P [cpu@3cpuarm,cortex-a53pscid, < P [cpu@100cpuarm,cortex-a72psci , < P[thermal-idlec'ocpu@101cpuarm,cortex-a72psci , < P[thermal-idlec'oidle-statespscicpu-sleeparm,idle-statexo[ cluster-sleeparm,idle-stateo[ display-subsystemrockchip,display-subsystemmemory-controllerrockchip,rk3399-dmcdmc_clkokay< (3Oj@'Z'Z'Z/!7P(CQ/n/pmu_a53arm,cortex-a53-pmupmu_a72arm,cortex-a72-pmupsci arm,psci-1.0smctimerarm,armv8-timer@   xin24m fixed-clockn6xin24m[pcie@f8000000rockchip,rk3399-pcie axi-baseapb-basepci+ Gaclkaclk-perfhclkpm0123syslegacyclient`1?N V,[pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-38e8l(scoremgmtmgmt-stickypipepmpclkaclkokay defaultinterrupt-controller[pcie@0,0+epciwifi@0,0 pci1b4b,2b42 default!pcie-ep@f8000000rockchip,rk3399-pcie-ep apb-basemem-base Gaclkaclk-perfhclkpm8l(scoremgmtmgmt-stickypipepmpclkaclk V,[pcie-phy-0pcie-phy-1pcie-phy-2pcie-phy-3 default" disabledethernet@fe300000rockchip,rk3399-gmac0 macirq8ighfjfMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_mac<#l sstmmacethJ$W disabledmmc@fe3100000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc1@@bр Mbiuciuciu-driveciu-samplep<#lysreset disabledmmc@fe3200000rockchip,rk3399-dw-mshcrockchip,rk3288-dw-mshc2@Abр{  Lbiuciuciu-driveciu-samplep<#lzsresetokaydefault%&'() *+",mmc@fe330000+rockchip,rk3399-sdhci-5.1arasan,sdhci-5.13 /${NрNclk_xinclk_ahbemmc_cardclockV- [phy_arasan<#EokayVe[usb@fe380000 generic-ehci8.V/[usbokayusb@fe3a0000 generic-ohci:.V/[usbokayusb@fe3c0000 generic-ehci<0V1[usbokayusb@fe3e0000 generic-ohci> 0V1[usbokaydebug@fe430000&arm,coresight-cpu-debugarm,primecellCM apb_pclkdebug@fe432000&arm,coresight-cpu-debugarm,primecellC M apb_pclkdebug@fe434000&arm,coresight-cpu-debugarm,primecellC@M apb_pclkdebug@fe436000&arm,coresight-cpu-debugarm,primecellC`M apb_pclkdebug@fe610000&arm,coresight-cpu-debugarm,primecellaL apb_pclkdebug@fe710000&arm,coresight-cpu-debugarm,primecellqL apb_pclkusb@fe800000rockchip,rk3399-dwc3+e0Gref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkl% susb3-otgokay2usb@fe800000 snps,dwc3irefbus_earlysuspendhostV34[usb2-phyusb3-phy utmi_wide<#okayusb@fe900000rockchip,rk3399-dwc3+e0Gref_clksuspend_clkbus_clkaclk_usb3_rksoc_axi_perfaclk_usb3grf_clkl& susb3-otgokay5usb@fe900000 snps,dwc3nrefbus_earlysuspendhostV67[usb2-phyusb3-phy utmi_wide<#okaydp@fec00000rockchip,rk3399-cdn-dp {r  ruocore-clkpclkspdifgrfV89<# lHJsspdifdptxapbcoreJ$:okay25[portsport+endpoint@0K:[endpoint@1K;[interrupt-controller@fee00000 arm,gic-v3+eP  [msi-controller@fee20000arm,gic-v3-its[j[ppi-partitionsinterrupt-partition-0u[interrupt-partition-1u[saradc@ff100000rockchip,rk3399-saradc>~Pesaradcapb_pclkl ssaradc-apbokay<[crypto@ff8b0000rockchip,rk3399-crypto@hclk_masterhclk_slavesclklsmasterslavecrypto-rstcrypto@ff8b8000rockchip,rk3399-crypto@hclk_masterhclk_slavesclklsmasterslavecrypto-rsti2c@ff110000rockchip,rk3399-i2c{A AU i2cpclk;default=+okay2,rt5514@57realtek,rt5514W[i2c@ff120000rockchip,rk3399-i2c{B BV i2cpclk#default>+okay2,digitizer@9 hid-over-i2c default?@Ad i2c@ff130000rockchip,rk3399-i2c{C CW i2cpclk"defaultB+okay2,touchscreen@4batmel,maxtouchKdefaultC D i2c@ff140000rockchip,rk3399-i2c{D DX i2cpclk&defaultEF+okay2,trackpad@4aatmel,maxtouchJdefaultG Hi2c@ff150000rockchip,rk3399-i2c{E EY i2cpclk%defaultI+ disabledi2c@ff160000rockchip,rk3399-i2c{F FZ i2cpclk$defaultJ+ disabledserial@ff180000&rockchip,rk3399-uartsnps,dw-apb-uartQ`baudclkapb_pclkc)3defaultK disabledserial@ff190000&rockchip,rk3399-uartsnps,dw-apb-uartRabaudclkapb_pclkb)3defaultL disabledserial@ff1a0000&rockchip,rk3399-uartsnps,dw-apb-uartSbbaudclkapb_pclkd)3defaultMokayserial@ff1b0000&rockchip,rk3399-uartsnps,dw-apb-uartTcbaudclkapb_pclke)3defaultN disabledspi@ff1c0000(rockchip,rk3399-spirockchip,rk3066-spiG[spiclkapb_pclkD@O O EtxrxdefaultPQRS+ disabledspi@ff1d0000(rockchip,rk3399-spirockchip,rk3066-spiH\spiclkapb_pclk5@O O EtxrxdefaultsleepTUVW+okayOXflash@0jedec,spi-norYspi@ff1e0000(rockchip,rk3399-spirockchip,rk3066-spiI]spiclkapb_pclk4@OOEtxrxdefaultYZ[\+okayspi2@0realtek,rt5514 H default]Y[spi@ff1f0000(rockchip,rk3399-spirockchip,rk3066-spiJ^spiclkapb_pclkC@OOEtxrxdefault^_`a+ disabledspi@ff200000(rockchip,rk3399-spirockchip,rk3066-spi K_spiclkapb_pclk@bb Etxrxdefaultcdef<#+okayec@0google,cros-ec-spi defaultgY-i2c-tunnelgoogle,cros-ec-i2c-tunnelk+sbs-battery@bsbs,sbs-battery }extcon0google,extcon-usbc-cros-ec[2keyboard-controllergoogle,cros-ec-keyb D;<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ipwmgoogle,cros-ec-pwm [extcon1google,extcon-usbc-cros-ec[5thermal-zonescpu-thermal d $ 2htripscpu_alert0 Bp NEpassive[icpu_alert1 B$ NEpassive[jcpu_crit Bs N Ecriticalcooling-mapsmap0 Yi ^map1 YjH ^gpu-thermal d $ 2htripsgpu_alert0 B$ NEpassive[kgpu_crit Bs N Ecriticalcooling-mapsmap0 Yk ^lbigcpu-reg-thermal d $ 2m mtripsppvar-bigcpu-on B@ NEpassiveppvar-bigcpu-alert BP NEpassive[nppvar-bigcpu-crit B_ N Ecriticalcooling-mapsmap0 Yn0 ^ map1 Yn ^ litcpu-reg-thermal d $ 2o mtripsppvar-litcpu-on B@ NEpassiveppvar-litcpu-alert BP NEpassiveppvar-litcpu-crit B_ N Ecriticaltsadc@ff260000rockchip,rk3399-tsadc&a{O qOdtsadcapb_pclkl stsadc-apbJ$ sinitdefaultsleeppOq p okay  [hqos@ffa58000rockchip,rk3399-qossyscon [yqos@ffa5c000rockchip,rk3399-qossyscon [zqos@ffa60080rockchip,rk3399-qossyscon qos@ffa60100rockchip,rk3399-qossyscon qos@ffa60180rockchip,rk3399-qossyscon qos@ffa70000rockchip,rk3399-qossyscon [}qos@ffa70080rockchip,rk3399-qossyscon [~qos@ffa74000rockchip,rk3399-qossyscon@ [{qos@ffa76000rockchip,rk3399-qossyscon` [|qos@ffa90000rockchip,rk3399-qossyscon [qos@ffa98000rockchip,rk3399-qossyscon [rqos@ffaa0000rockchip,rk3399-qossyscon [qos@ffaa0080rockchip,rk3399-qossyscon [qos@ffaa8000rockchip,rk3399-qossyscon [qos@ffaa8080rockchip,rk3399-qossyscon [qos@ffab0000rockchip,rk3399-qossyscon [sqos@ffab0080rockchip,rk3399-qossyscon [tqos@ffab8000rockchip,rk3399-qossyscon [uqos@ffac0000rockchip,rk3399-qossyscon [vqos@ffac0080rockchip,rk3399-qossyscon [wqos@ffac8000rockchip,rk3399-qossyscon [qos@ffac8080rockchip,rk3399-qossyscon [qos@ffad0000rockchip,rk3399-qossyscon [qos@ffad8080rockchip,rk3399-qossyscon qos@ffae0000rockchip,rk3399-qossyscon [xpower-management@ff310000&rockchip,rk3399-pmusysconsimple-mfd1power-controller!rockchip,rk3399-power-controller +[#power-domain@34" r power-domain@33! st power-domain@31 u power-domain@32   vw power-domain@35# x power-domain@25l power-domain@23 y power-domain@22f z power-domain@27L { power-domain@28 | power-domain@8~} power-domain@9  power-domain@24 }~ power-domain@15 +power-domain@21r  power-domain@19  power-domain@20  power-domain@16 +power-domain@17  power-domain@18  syscon@ff320000)rockchip,rk3399-pmugrfsysconsimple-mfd2[io-domains&rockchip,rk3399-pmu-io-voltage-domainokay <spi@ff350000(rockchip,rk3399-spirockchip,rk3066-spi5spiclkapb_pclk<default+ disabledserial@ff370000&rockchip,rk3399-uartsnps,dw-apb-uart7"baudclkapb_pclkf)3default disabledi2c@ff3c0000rockchip,rk3399-i2c<{    i2cpclk9default+okay2,tpm@20infineon,slb9645tt  i2c@ff3d0000rockchip,rk3399-i2c={    i2cpclk8default+ disabledi2c@ff3e0000rockchip,rk3399-i2c>{    i2cpclk:default+okay2,da7219@1a dlg,da7219 HYmclk 7 ( Gdiffdefault Z< e s<[da7219_aad   2   32ms_64ms    ! >pwm@ff420000(rockchip,rk3399-pwmrockchip,rk3288-pwmB defaultokay[pwm@ff420010(rockchip,rk3399-pwmrockchip,rk3288-pwmB defaultokay[pwm@ff420020(rockchip,rk3399-pwmrockchip,rk3288-pwmB  defaultokay[pwm@ff420030(rockchip,rk3399-pwmrockchip,rk3288-pwmB0 defaultokay[dfi@ff630000c@rockchip,rk3399-dfiy pclk_ddr_monokay[video-codec@ff650000rockchip,rk3399-vpue rq vepuvdpu aclkhclk /<#iommu@ff650800rockchip,iommue@s aclkiface 6<#[video-codec@ff660000rockchip,rk3399-vdecft axiahbcabaccore /<# iommu@ff660480rockchip,iommu f@f@u aclkiface<#  6[iommu@ff670800rockchip,iommug@* aclkiface 6 disabledrga@ff680000rockchip,rk3399-rgah7maclkhclksclkljgi scoreaxiahb<#!efuse@ff690000rockchip,rk3399-efusei+} pclk_efusecpu-id@7cpu-leakage@17gpu-leakage@18center-leakage@19cpu-leakage@1alogic-leakage@1bwafer-info@1cdma-controller@ff6d0000arm,pl330arm,primecellm@  C N apb_pclk[bdma-controller@ff6e0000arm,pl330arm,primecelln@  C N apb_pclk[Oclock-controller@ff750000rockchip,rk3399-pmucruuxin24mJ e{(J[clock-controller@ff760000rockchip,rk3399-cruvxin24mJ$ e{@BCx@#F/;рxh<4`/ׄׄ [syscon@ff770000&rockchip,rk3399-grfsysconsimple-mfdw+[$io-domains"rockchip,rk3399-io-voltage-domainokay r <  ,mipi-dphy-rx0rockchip,rk3399-mipi-dphy-rx0wodphy-refdphy-cfggrf<#  disabled[usb2phy@e450rockchip,rk3399-usb2phyP{phyclkclk_usbphy0_480mokay[.host-port  linestateokay[/otg-port 0ghjotg-bvalidotg-idlinestateokay[3usb2phy@e460rockchip,rk3399-usb2phy`|phyclkclk_usbphy1_480mokay[0host-port  linestateokay[1otg-port 0lmootg-bvalidotg-idlinestateokay[6phy@f780rockchip,rk3399-emmc-phy$emmcclk 2 okay[-pcie-phyrockchip,rk3399-pcie-phyrefclk lsphyokay[phy@ff7c0000rockchip,rk3399-typec-phy|~}tcpdcoretcpdphy-ref{~<#lLsuphyuphy-pipeuphy-tcphyJ$okay2dp-port [8usb3-port [4phy@ff800000rockchip,rk3399-typec-phytcpdcoretcpdphy-ref{<# lMsuphyuphy-pipeuphy-tcphyJ$okay5dp-port [9usb3-port [7watchdog@ff848000 rockchip,rk3399-wdtsnps,dw-wdt|xrktimer@ff850000rockchip,rk3399-timerQhZ pclktimerspdif@ff870000rockchip,rk3399-spdifB@bEtx mclkhclkU<#:okay[i2s@ff880000(rockchip,rk3399-i2srockchip,rk3066-i2sJ$'@bbEtxrxi2s_clki2s_hclkVbclk_onbclk_offO<#:okay[i2s@ff890000(rockchip,rk3399-i2srockchip,rk3066-i2s(@bbEtxrxi2s_clki2s_hclkWdefault<#: disabledi2s@ff8a0000(rockchip,rk3399-i2srockchip,rk3066-i2s)@bbEtxrxi2s_clki2s_hclkX<#: disabled[vop@ff8f0000rockchip,rk3399-vop-lit w{ׄaclk_vopdclk_vophclk_vop /<#l saxiahbdclkokayport+[endpoint@0K[endpoint@1K[endpoint@2K[endpoint@3K[endpoint@4K[;iommu@ff8f3f00rockchip,iommu?w aclkiface<# 6okay[vop@ff900000rockchip,rk3399-vop-big v{ׄaclk_vopdclk_vophclk_vop /<#l saxiahbdclkokayport+[endpoint@0K[endpoint@1K[endpoint@2K[endpoint@3K[endpoint@4K[:iommu@ff903f00rockchip,iommu?v aclkiface<# 6okay[isp0@ff910000rockchip,rk3399-cif-isp@+nispaclkhclk /V[dphy<# disabledports+port@0+iommu@ff914000rockchip,iommu @P+ aclkiface 6<# [isp1@ff920000rockchip,rk3399-cif-isp@,oispaclkhclk /V[dphy<# disabledports+port@0+iommu@ff924000rockchip,iommu @P, aclkiface 6<# [hdmi-soundsimple-audio-card i2s  hdmi-sound disabledsimple-audio-card,cpu -simple-audio-card,codec -hdmi@ff940000rockchip,rk3399-dw-hdmi3(tqpoiahbisfrcecgrfref<#J$: disabled[ports+port@0+endpoint@0K[endpoint@1K[port@1dsi@ff960000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi- porefpclkphy_cfggrf<#lsapbJ$+ disabledports+port@0+endpoint@0K[endpoint@1K[port@1dsi@ff968000*rockchip,rk3399-mipi-dsisnps,dw-mipi-dsi. qorefpclkphy_cfggrf<#lsapbJ$+  disabled[ports+port@0+endpoint@0K[endpoint@1K[port@1dp@ff970000rockchip,rk3399-edp jlo dppclkgrfdefault<#lsdpJ$okay{jn6ports+port@0+endpoint@0K[endpoint@1K[port@1+endpoint@0K[gpu@ff9a0000#rockchip,rk3399-maliarm,mali-t8600 jobmmugpu P<##okay< 7[lpinctrlrockchip,rk3399-pinctrlJ$+edefaultgpio@ff720000rockchip,gpio-bankr C S _AP_RTC_CLK_INEC_AP_INT_LPP1800_AUDIO_ENBT_HOST_WAKE_LWLAN_MODULE_PD_LH1_INT_OD_LCENTERLOGIC_DVS_PWMWIFI_HOST_WAKE_LPMUIO2_33_18_LPP1500_ENAP_EC_WARM_RESET_REQPP3000_EN[ gpio@ff730000rockchip,gpio-banks C S% _SPK_PA_ENTRACKPAD_INT_LAP_EC_S3_S0_LAP_EC_OVERTEMPAP_SPI_FLASH_MISOAP_SPI_FLASH_MOSI_RAP_SPI_FLASH_CLK_RAP_SPI_FLASH_CS_L_RWLAN_MODULE_RESET_LWIFI_DISABLE_LMIC_INTAP_I2C_DVS_SDAAP_I2C_DVS_SCLAP_BL_ENAP_FLASH_WPLITCPU_DVS_PWMAP_I2C_AUDIO_SDAAP_I2C_AUDIO_SCLHEADSET_INT_L[Hgpio@ff780000rockchip,gpio-bankxP C S _SD_IO_PWR_ENAP_SPI_EC_MISOAP_SPI_EC_MOSIAP_SPI_EC_CLKAP_SPI_EC_CS_LBT_DEV_WAKE_LWIFI_PCIE_CLKREQ_LWIFI_PERST_LSD_PWR_3000_1800_L[gpio@ff788000rockchip,gpio-bankxQ C S _AP_SPI_TPM_MISOAP_SPI_TPM_MOSI_RAP_SPI_TPM_CLK_RAP_SPI_TPM_CS_L_REC_IN_RWAP_I2C_TP_SDAAP_I2C_TP_SCLAP_I2C_TP_PU_ENTOUCH_INT_LI2S0_SCLKI2S0_LRCK_RXI2S0_LRCK_TXI2S0_SDI_0I2S0_SDI_1I2S0_SDO_1I2S0_SDO_0[Dgpio@ff790000rockchip,gpio-bankyR C S _I2S_MCLKAP_I2C_MIC_SDAAP_I2C_MIC_SCLAP_I2C_TS_SDAAP_I2C_TS_SCLGPU_DVS_PWMUART_DBG_TX_AP_RXUART_AP_TX_DBG_RXBIGCPU_DVS_PWMEDP_HPD_3V0SD_CARD_DET_LUSB_DP_HPDTOUCH_RESET_LPP3300_DISP_ENSD_SLOT_PWR_EN[*pcfg-pull-up o[pcfg-pull-down |[pcfg-pull-none [pcfg-pull-none-12ma  [pcfg-pull-none-13ma  [pcfg-pull-none-18ma  pcfg-pull-none-20ma  pcfg-pull-up-2ma o pcfg-pull-up-8ma o pcfg-pull-up-18ma o pcfg-pull-up-20ma o pcfg-pull-down-4ma | pcfg-pull-down-8ma | pcfg-pull-down-12ma | pcfg-pull-down-18ma | pcfg-pull-down-20ma | pcfg-output-high [pcfg-output-low pcfg-input-enable pcfg-input-pull-up  opcfg-input-pull-down  |clockclk-32k [cifcif-clkin  cif-clkouta  edpedp-hpd [gmacrgmii-pins     rmii-pins      i2c0i2c0-xfer [i2c1i2c1-xfer [=i2c2i2c2-xfer [>i2c3i2c3-xfer [Bi2c4i2c4-xfer   [i2c5i2c5-xfer   [Ei2c6i2c6-xfer   [Ii2c7i2c7-xfer [Ji2c8i2c8-xfer [i2s0i2s0-2ch-bus` i2s0-2ch-bus-bclk-off` i2s0-8ch-bus [i2s0-8ch-bus-bclk-off [i2s1i2s1-2ch-busP [i2s1-2ch-bus-bclk-offP sdio0sdio0-bus1 sdio0-bus4@ sdio0-cmd sdio0-clk sdio0-cd sdio0-pwr sdio0-bkpwr sdio0-wp sdio0-int sdmmcsdmmc-bus1 sdmmc-bus4@    [)sdmmc-clk  [%sdmmc-cmd  [&sdmmc-cd ['sdmmc-wp sdmmc-cd-pin [(suspendap-pwroff [ddrio-pwroff spdifspdif-bus spdif-bus-1 spi0spi0-clk [Pspi0-cs0 [Sspi0-cs1 spi0-tx [Qspi0-rx [Rspi1spi1-clk  [Tspi1-cs0  [Wspi1-rx [Vspi1-tx [Uspi1-sleep@   [Xspi2spi2-clk  [Yspi2-cs0  [\spi2-rx  [[spi2-tx  [Zspi3spi3-clk [spi3-cs0 [spi3-rx [spi3-tx [spi4spi4-clk [^spi4-cs0 [aspi4-rx [`spi4-tx [_spi5spi5-clk [cspi5-cs0 [fspi5-rx [espi5-tx [dtestclktest-clkout0 test-clkout1 test-clkout2 tsadcotp-pin [potp-out [quart0uart0-xfer [Kuart0-cts uart0-rts uart1uart1-xfer   [Luart2auart2a-xfer  uart2buart2b-xfer uart2cuart2c-xfer [Muart3uart3-xfer [Nuart3-cts uart3-rts uart4uart4-xfer [uarthdcpuarthdcp-xfer pwm0pwm0-pin [pwm0-pin-pull-down vop0-pwm-pin vop1-pwm-pin pwm1pwm1-pin [pwm1-pin-pull-down pwm2pwm2-pin [pwm2-pin-pull-down pwm3apwm3a-pin [pwm3bpwm3b-pin hdmihdmi-i2c-xfer hdmi-cec pciepci-clkreqn-cpm [pci-clkreqnb-cpm ["pcfg-pull-none-8ma  [backlight-enablebl-en [cros-ecec-ap-int-l [gdiscrete-regulatorssd-io-pwr-en [sd-pwr-1800-sel [sd-slot-pwr-en [pp1500-en [pp1800-audio-en [pp3000-en [pp3300-disp-en [wlan-module-pd-l [cpu3-pen-pwr-en [codecheadset-int-l [mic-int  []max98357asdmode-en [touchscreentouch-int-l  [Ctouch-reset-l trackpadap-i2c-tp-pu-en  [Ftrackpad-int-l [Gwifiwlan-module-reset-l  [bt-host-wake-l [wifi-perst-l [wlan-host-wake-l [!write-protectap-fw-wp digitizercpu1-dig-irq-l [?cpu1-dig-pdct-l [@pencpu1-pen-eject [opp-table-0operating-points-v2 [ opp00 Q 5 @opp01 #F opp02 0, Popp03 < opp04 G opp05 Tfr  opp06 ZJ 0opp-table-1operating-points-v2 [ opp00 Q 5 @opp01 #F 5opp02 0, opp03 < Popp04 G opp05 Tfr opp06 _"  opp07 kI 0opp08 x) opp-table-2operating-points-v2[opp00  5opp01 @ 5opp02 ׄ opp03 e Popp04 #F Hopp05 / g8opp-table-3operating-points-v2[opp00 ׄ opp01 'Z opp02 / opp03 7P( H chosen serial2:115200n8ppvar-sysregulator-fixed "ppvar_sys 1 E[pp1200-lpddrregulator-fixed "pp1200_lpddr 1 E WO oO pp1800regulator-fixed "pp1800 1 E Ww@ ow@ [<pp3300regulator-fixed "pp3300 1 E W2Z o2Z [pp5000regulator-fixed "pp5000 1 E WLK@ oLK@ ppvar-bigcpu-pwmpwm-regulator "ppvar_bigcpu_pwm   d d 1 E W / oޜ[ppvar-bigcpuvctrl-regulator "ppvar_bigcpu W / oޜ  /ޜ B[ppvar-litcpu-pwmpwm-regulator "ppvar_litcpu_pwm   d d 1 E W 1Y o[ppvar-litcpuvctrl-regulator "ppvar_litcpu W 1Y o  1Y [ ppvar-gpu-pwmpwm-regulator "ppvar_gpu_pwm   d d 1 E W v o[ppvar-gpuvctrl-regulator "ppvar_gpu W v o  v [pp900-apregulator-fixed "pp900_ap 1 E W  o  [pp3000-sd-slotregulator-fixed "pp3000_sd_slotdefault/ B* [+ppvar-sd-card-ioregulator-gpio "ppvar_sd_card_iodefault/ G 5w@- Ww@ o-[,pp3300-trackpadap-rtc-clk fixed-clockxin32kmax98357amaxim,max98357adefault THa:okay[soundrockchip,rk3399-gru-soundn{pp3000regulator-fixed "pp3000default/ B  1 E W- o- [ppvar-centerlogic-pwmpwm-regulator "ppvar_centerlogic_pwm   d d 1 E W 5E o\[ppvar-centerlogicvctrl-regulator "ppvar_centerlogic W 5E o\  5E\ z[ppvar-logicregulator-fixed "ppvar_logic 1 E W  o  pp1800-audioregulator-fixed "pp1800_audiodefault/ B  1 E <[pp1800-pcieregulator-fixed "pp1800_pciedefault/ B @ <[pp1500-ap-ioregulator-fixed "pp1500_ap_iodefault/ B  1 E W` o` <pp3300-dispregulator-fixed "pp3300_dispdefault/ B* [pp3300-wifi-btregulator-fixed "pp3300_wifi_bt/ B  [wlan-pd-nregulator-fixed "wlan_pd_ndefault/ BH  [backlightpwm-backlight GHdefault [gpio-keys gpio-keysdefaultkey-wake-on-btWake-on-Bluetooth  switch-pen-insert Pen Insert  p3-3v-digregulator-fixed "p3.3v_digdefault/ B* [Aedp-panelsharp,lq123p1jx31panel-timing `0T (@0=xI SportendpointK[thermistor-ppvar-bigcpumurata,ncp15wb473`w@jcu [mthermistor-ppvar-litcpumurata,ncp15wb473`w@jcu [o compatibleinterrupt-parent#address-cells#size-cellsmodelchassis-typegpio0gpio1gpio2gpio3gpio4i2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8serial0serial1serial2serial3serial4mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzclocks#cooling-cellsdynamic-power-coefficientcpu-idle-statesoperating-points-v2cpu-supplyphandleduration-usexit-latency-usentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usmin-residency-usportsrockchip,pmudevfreq-eventsclock-namesstatusrockchip,pd-idle-nsrockchip,sr-idle-nsrockchip,sr-mc-gate-idle-nsrockchip,srpd-lite-idle-nsrockchip,standby-idle-nsrockchip,ddr3_odt_dis_freqrockchip,lpddr3_odt_dis_freqrockchip,lpddr4_odt_dis_freqrockchip,sr-mc-gate-idle-dis-freq-hzrockchip,srpd-lite-idle-dis-freq-hzrockchip,standby-idle-dis-freq-hzcenter-supplyrockchip,pd-idle-dis-freq-hzrockchip,sr-idle-dis-freq-hzinterruptsarm,no-tick-in-suspendclock-frequencyclock-output-names#clock-cellsreg-names#interrupt-cellsaspm-no-l0sbus-rangeinterrupt-namesinterrupt-map-maskinterrupt-mapmax-link-speedmsi-mapphysphy-namesrangesresetsreset-namesep-gpiospinctrl-namespinctrl-0vpcie3v3-supplyvpcie1v8-supplyvpcie0v9-supplyinterrupt-controllerwakeup-sourcemarvell,wakeup-pinmax-functionsnum-lanesrockchip,max-outbound-regionspower-domainsrockchip,grfsnps,txpblmax-frequencyfifo-depthassigned-clocksassigned-clock-ratesbus-widthcap-mmc-highspeedcap-sd-highspeedcd-gpiosdisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplyarasan,soc-ctl-syscondisable-cqe-dcmdmmc-hs400-1_8vmmc-hs400-enhanced-strobenon-removableextcondr_modephy_typesnps,dis_enblslpm_quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis-del-phy-power-chg-quirksnps,dis-tx-ipgap-linecheck-quirk#sound-dai-cellsremote-endpointmsi-controller#msi-cellsaffinity#io-channel-cellsvref-supplyi2c-scl-falling-time-nsi2c-scl-rising-time-nsrealtek,dmic-init-delay-msvdd-supplypost-power-on-delay-mshid-descr-addrlinux,gpio-keymapreg-shiftreg-io-widthdmasdma-namespinctrl-1spi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countgoogle,usb-port-idkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymap#pwm-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicesustainable-powercontributionrockchip,hw-tshut-temppinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarity#power-domain-cellspm_qospmu1830-supplypowered-while-suspendeddlg,micbias-lvldlg,mic-amp-in-selVDD-supplyVDDMIC-supplyVDDIO-supplydlg,adc-1bit-rptdlg,btn-avgdlg,btn-cfgdlg,mic-det-thrdlg,jack-ins-debdlg,jack-det-ratedlg,jack-rem-debdlg,a-d-btn-thrdlg,d-b-btn-thrdlg,b-c-btn-thrdlg,c-mic-btn-thriommus#iommu-cells#dma-cellsarm,pl330-periph-burst#reset-cellsaudio-supplybt656-supplygpio1830-supplysdmmc-supply#phy-cellsdrive-impedance-ohmrockchip,disable-mmu-resetsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namesound-daimali-supplygpio-controller#gpio-cellsgpio-line-namesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendstdout-pathregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltvin-supplypwmspwm-supplypwm-dutycycle-rangepwm-dutycycle-unitctrl-supplyctrl-voltage-rangeregulator-settling-time-up-usmin-slew-down-rateovp-threshold-percentenable-active-highgpioenable-gpiossdmode-gpiossdmode-delayrockchip,cpurockchip,codecregulator-enable-ramp-delaystartup-delay-uspower-supplylabellinux,codelinux,input-typebacklighthactivehfront-porchhback-porchhsync-lenhsync-activevactivevfront-porchvback-porchvsync-lenvsync-activepullup-uvpullup-ohmpulldown-ohmio-channels