8(( &firefly,roc-rk3328-pcrockchip,rk3328 +7Firefly ROC-RK3328-PCaliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000/ethernet@ff540000/mmc@ff500000/mmc@ff520000cpus+cpu@0cpuarm,cortex-a53xpsci# cpu@1cpuarm,cortex-a53xpsci# cpu@2cpuarm,cortex-a53xpsci# cpu@3cpuarm,cortex-a53xpsci# idle-states+pscicpu-sleeparm,idle-state8I`xq#l2-cache0cache#opp-table-0operating-points-v2#opp-408000000Q~@opp-600000000#F~@opp-8160000000,B@@opp-1008000000<@opp-1200000000G(@opp-1296000000M?d @analog-soundsimple-audio-cardi2sAnalog3okaysimple-audio-card,cpu:simple-audio-card,codec:arm-pmuarm,cortex-a53-pmu0DdefgO display-subsystemrockchip,display-subsystemb hdmi-soundsimple-audio-cardi2sHDMI3okaysimple-audio-card,cpu:simple-audio-card,codec:psciarm,psci-1.0arm,psci-0.2smctimerarm,armv8-timer0D   xin24m fixed-clockhun6xin24m#Gi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s D)7i2s_clki2s_hclk  txrx3okay#i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s D*8i2s_clki2s_hclktxrx3okay#i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s D+9i2s_clki2s_hclktxrx 3disabledspdif@ff030000rockchip,rk3328-spdif D.: mclkhclk txdefault 3disabledpdm@ff040000 rockchip,pdm=Rpdm_clkpdm_hclkrxdefaultsleep 3disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd#:io-domains"rockchip,rk3328-io-voltage-domain3okay,:gpiorockchip,rk3328-grf-gpioGW#Fpower-controller!rockchip,rk3328-power-controllerc+#=power-domain@6cpower-domain@5 BABcpower-domain@8Fcreboot-modesyscon-reboot-modew~RBRBRB RBserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart D7&baudclkapb_pclktxrxdefault  !" 3disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart D8'baudclkapb_pclktxrxdefault #$% 3disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart D9(baudclkapb_pclktxrxdefault&3okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c D$+7 i2cpclkdefault' 3disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c D%+8 i2cpclkdefault(3okaypmic@18rockchip,rk805 )Dhxin32krk805-clkout2GWdefault*++++*6#jregulatorsDCDC_REG1 Bvdd_logicQ 4i #;regulator-state-memB@DCDC_REG2Bvdd_armQ 4i #regulator-state-mem~DCDC_REG3Bvcc_ddrregulator-state-memDCDC_REG4Bvcc_ioQ2Zi2Z#regulator-state-mem2ZLDO_REG1Bvcc_18Qw@iw@#regulator-state-memw@LDO_REG2 Bvcc18_emmcQw@iw@#regulator-state-memw@LDO_REG3Bvdd_10QB@iB@regulator-state-memB@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c D&+9 i2cpclkdefault, 3disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c D'+: i2cpclkdefault- 3disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi D1+ spiclkapb_pclk txrxdefault./01 3disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt D(pwm@ff1b0000rockchip,rk3328-pwm< pwmpclkdefault2 3disabledpwm@ff1b0010rockchip,rk3328-pwm< pwmpclkdefault3 3disabledpwm@ff1b0020rockchip,rk3328-pwm < pwmpclkdefault4 3disabledpwm@ff1b0030rockchip,rk3328-pwm0< pwmpclkdefault5 3disableddma-controller@ff1f0000arm,pl330arm,primecell@D apb_pclk#thermal-zonessoc-thermal,>6tripstrip-point0NpZpassivetrip-point1NLZpassive#7soc-critNsZ criticalcooling-mapsmap0e70j ytsadc@ff250000rockchip,rk3328-tsadc% D:$P$tsadcapb_pclkinitdefaultsleep898B tsadc-apb:3okay#6efuse@ff260000rockchip,rk3328-efuse&P+> pclk_efuse id@7cpu-leakage@17logic-leakage@19cpu-version@1a#Hadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc( DP%saradcapb_pclkV saradc-apb3okay-#kgpu@ff300000"rockchip,rk3328-maliarm,mali-4500TDZW]XY[\"9gpgpmmupppp0ppmmu0pp1ppmmu1 buscorefI;iommu@ff330200rockchip,iommu3 D` aclkifaceU 3disablediommu@ff340800rockchip,iommu4@ DbF aclkifaceU 3disabledvideo-codec@ff350000rockchip,rk3328-vpu5 D 9vdpuF aclkhclkb<i=iommu@ff350800rockchip,iommu5@ D F aclkifaceUi=#<video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec6 D BABaxiahbcabaccoreAB ׄׄb>i=iommu@ff360480rockchip,iommu 6@6@ DJB aclkifaceUi=#>vop@ff370000rockchip,rk3328-vop7> D x;aclk_vopdclk_vophclk_vop axiahbdclkb?3okayport+# endpoint@0w@#Eiommu@ff373f00rockchip,iommu7? D ; aclkifaceU3okay#?hdmi@ff3c0000rockchip,rk3328-dw-hdmi<D#GFiahbisfrcecAhdmidefault BCD:3okay#ports+port@0endpointwE#@port@1codec@ff410000rockchip,rk3328-codecA* pclkmclk:3okay F#phy@ff430000rockchip,rk3328-hdmi-phyC DSGysysclkrefoclkrefpclk hdmi_phyhH cpu-version3okay#Aclock-controller@ff440000(rockchip,rk3328-crurockchip,crusysconD:hx=&'(ABDC"\5H4$zGGG|n6n6n6n6#FLGрxhxhрxhxh#syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfdE+usb2phy@100rockchip,rk3328-usb2phyGphyclk usb480m_phyh{I3okay#Iotg-port$D;<=9otg-bvalidotg-idlinestate3okay#Yhost-port D> 9linestate3okay#Zmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcP@ D  =!JNbiuciuciu-driveciu-sampleр3okay"3defaultJKLM>KXesNmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcQ@ D  >"KObiuciuciu-driveciu-sampleр 3disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcR@ D ?#LPbiuciuciu-driveciu-sampleр3okaydefault OPQsethernet@ff540000rockchip,rk3328-gmacT D9macirq8dWXZYMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc stmmaceth:3okaydfRRinputSrgmiidefaultT U -'PBM$Vethernet@ff550000rockchip,rk3328-gmacU: D9macirq8TSSUVIstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb stmmacethrmii_Voutput 3disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22VddefaultWXj#Vusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2X DMotg|host@ Y usb2-phy3okayusb@ff5c0000 generic-ehci\ D NIZusb3okayusb@ff5d0000 generic-ohci] D NIZusb3okayusb@ff600000rockchip,rk3328-dwc3snps,dwc3` DC`aref_clksuspend_clkbus_clk|host utmi_wide  9 R3okayinterrupt-controller@ff811000 arm,gic-400 k |@ @ `  D #crypto@ff060000rockchip,rk3328-crypto@ DPQ;hclk_masterhclk_slavesclkD crypto-rstpinctrlrockchip,rk3328-pinctrl:+ gpio@ff210000rockchip,gpio-bank! D3GW | k#)gpio@ff220000rockchip,gpio-bank" D4GW | k#Ugpio@ff230000rockchip,gpio-bank# D5GW | k#lgpio@ff240000rockchip,gpio-bank$ D6GW | k#ppcfg-pull-up #]pcfg-pull-down #epcfg-pull-none #[pcfg-pull-none-2ma  #dpcfg-pull-up-2ma  pcfg-pull-up-4ma  #^pcfg-pull-none-4ma  #apcfg-pull-down-4ma  pcfg-pull-none-8ma  #_pcfg-pull-up-8ma  #`pcfg-pull-none-12ma  #bpcfg-pull-up-12ma  #cpcfg-output-high pcfg-output-low pcfg-input-high  #\pcfg-input i2c0i2c0-xfer [[#'i2c1i2c1-xfer [[#(i2c2i2c2-xfer  [[#,i2c3i2c3-xfer [[#-i2c3-pins [[hdmi_i2chdmii2c-xfer [[#Cpdm-0pdmm0-clk [#pdmm0-fsync [pdmm0-sdi0 [#pdmm0-sdi1 [#pdmm0-sdi2 [#pdmm0-sdi3 [#pdmm0-clk-sleep \#pdmm0-sdi0-sleep \#pdmm0-sdi1-sleep \#pdmm0-sdi2-sleep \#pdmm0-sdi3-sleep \#pdmm0-fsync-sleep \tsadcotp-pin  [#8otp-out  [#9uart0uart0-xfer  []# uart0-cts  [#!uart0-rts  [#"uart0-rts-pin  [uart1uart1-xfer []##uart1-cts [#$uart1-rts [#%uart1-rts-pin [uart2-0uart2m0-xfer []uart2-1uart2m1-xfer []#&spi0-0spi0m0-clk ]spi0m0-cs0  ]spi0m0-tx  ]spi0m0-rx  ]spi0m0-cs1  ]spi0-1spi0m1-clk ]spi0m1-cs0 ]spi0m1-tx ]spi0m1-rx ]spi0m1-cs1 ]spi0-2spi0m2-clk ]#.spi0m2-cs0 ]#1spi0m2-tx ]#/spi0m2-rx ]#0i2s1i2s1-mclk [i2s1-sclk [i2s1-lrckrx [i2s1-lrcktx [i2s1-sdi [i2s1-sdo [i2s1-sdio1 [i2s1-sdio2 [i2s1-sdio3 [i2s1-sleep \\\\\\\\\i2s2-0i2s2m0-mclk [i2s2m0-sclk [i2s2m0-lrckrx [i2s2m0-lrcktx [i2s2m0-sdi [i2s2m0-sdo [i2s2m0-sleep` \\\\\\i2s2-1i2s2m1-mclk [i2s2m1-sclk [i2sm1-lrckrx [i2s2m1-lrcktx [i2s2m1-sdi [i2s2m1-sdo [i2s2m1-sleepP \\\\\spdif-0spdifm0-tx [spdif-1spdifm1-tx [spdif-2spdifm2-tx [#sdmmc0-0sdmmc0m0-pwren ^sdmmc0m0-pin ^sdmmc0-1sdmmc0m1-pwren ^sdmmc0m1-pin ^#fsdmmc0sdmmc0-clk _#Jsdmmc0-cmd `#Ksdmmc0-dectn ^#Lsdmmc0-wrprt ^sdmmc0-bus1 `sdmmc0-bus4@ ````#Msdmmc0-pins ^^^^^^^^sdmmc0extsdmmc0ext-clk asdmmc0ext-cmd ^sdmmc0ext-wrprt ^sdmmc0ext-dectn ^sdmmc0ext-bus1 ^sdmmc0ext-bus4@ ^^^^sdmmc0ext-pins ^^^^^^^^sdmmc1sdmmc1-clk  _sdmmc1-cmd  `sdmmc1-pwren `sdmmc1-wrprt `sdmmc1-dectn `sdmmc1-bus1 `sdmmc1-bus4@ ````sdmmc1-pins  ^ ^^^^^^^^emmcemmc-clk b#Oemmc-cmd c#Pemmc-pwren [emmc-rstnout [emmc-bus1 cemmc-bus4@ ccccemmc-bus8 cccccccc#Qpwm0pwm0-pin [#2pwm1pwm1-pin [#3pwm2pwm2-pin [#4pwmirpwmir-pin [#5gmac-1rgmiim1-pins`  _ aa_aaa a a_ _aa___ _a____#Trmiim1-pins dbdddd d db b [ [[[[[gmac2phyfephyled-speed10 [fephyled-duplex [fephyled-rxm1 [#Wfephyled-txm1 [fephyled-linkm1 [#Xtsadc_pintsadc-int  [tsadc-pin  [hdmi_pinhdmi-cec [#Bhdmi-hpd e#Dcif-0dvp-d2d9-m0 [[[[[ [ [ [[[[[cif-1dvp-d2d9-m1 [[[[[[[[[[[[pmicpmic-int-l ]#*usb2usb20-host-drv ]#hirir-int [#msdmmciosdio-per-pin e#gwifiwifi-en [#nwifi-host-wake a#obt-rst [bt-en [chosen serial2:1500000n8external-gmac-clock fixed-clockusY@ gmac_clkinh#Rdc-12vregulator-fixedBdc_12vQi#isdmmc-regulatorregulator-fixed )defaultfBvcc_sdQ2Zi2Z #Nsdmmcio-regulatorregulator-gpio )w@2Z Bvcc_sdio voltageQw@i2Z +defaultg#vcc-host1-5v-regulatorregulator-fixed ( )defaulth Bvcc_host1_5v +vcc-sysregulator-fixedBvcc_sysQLK@iLK@ i#+vcc-phy-regulatorregulator-fixedBvcc_phy#Sleds gpio-ledsled-0 ;firefly:blue:power Aheartbeat j Wonled-1 ;firefly:yellow:user Ammc1 j Woffadc-keys adc-keys ek qbuttons button-recovery ;Recovery h 'ir-receivergpio-ir-receiver l rc-khadasdefaultmsdio-pwrseqmmc-pwrseq-simpledefaultno p compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsvref-supplyinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesmute-gpiosnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpsd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vnon-removabletx-fifo-depthrx-fifo-depthsnps,txpblclock_in_outphy-supplyphy-modesnps,aalsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-ussnps,rxpbltx_delayrx_delayphy-handlephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathvin-supplyregulator-typeenable-active-highlabellinux,default-triggerdefault-stateio-channelsio-channel-nameskeyup-threshold-microvoltlinux,codepress-threshold-microvoltlinux,rc-map-namereset-gpios