n8( -xunlong,orangepi-r1-plus-ltsrockchip,rk3328 +7Xunlong Orange Pi R1 Plus LTSaliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000/ethernet@ff540000/usb@ff600000/device@2/mmc@ff500000cpus+cpu@0cpuarm,cortex-a53xpsci ( cpu@1cpuarm,cortex-a53xpsci ( cpu@2cpuarm,cortex-a53xpsci ( cpu@3cpuarm,cortex-a53xpsci ( idle-states0pscicpu-sleeparm,idle-state=Nexv(l2-cache0cache(opp-table-0operating-points-v2(opp-408000000Q~@opp-600000000#F~@opp-8160000000,B@@opp-1008000000<@opp-1200000000G(@opp-1296000000M?d @analog-soundsimple-audio-cardi2s!Analog 8disabledsimple-audio-card,cpu?simple-audio-card,codec?arm-pmuarm,cortex-a53-pmu0IdefgT display-subsystemrockchip,display-subsystemg  8disabledhdmi-soundsimple-audio-cardi2s!HDMI 8disabledsimple-audio-card,cpu?simple-audio-card,codec?psciarm,psci-1.0arm,psci-0.2smctimerarm,armv8-timer0I   xin24m fixed-clockmzn6xin24m(Ci2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s I)7i2s_clki2s_hclk  txrx 8disabled(i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s I*8i2s_clki2s_hclktxrx 8disabled(i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s I+9i2s_clki2s_hclktxrx 8disabledspdif@ff030000rockchip,rk3328-spdif I.: mclkhclk txdefault 8disabledpdm@ff040000 rockchip,pdm=Rpdm_clkpdm_hclkrxdefaultsleep 8disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd(8io-domains"rockchip,rk3328-io-voltage-domain8okay"0>gpiorockchip,rk3328-grf-gpioL\power-controller!rockchip,rk3328-power-controllerh+(:power-domain@6hpower-domain@5 BABhpower-domain@8Fhreboot-modesyscon-reboot-mode|RBRBRB RBserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart I7&baudclkapb_pclktxrxdefault   8disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart I8'baudclkapb_pclktxrxdefault !"# 8disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart I9(baudclkapb_pclktxrxdefault$8okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c I$+7 i2cpclkdefault% 8disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c I%+8 i2cpclkdefault&8okaypmic@18rockchip,rk805 'Imxin32krk805-clkout2L\(default) ))#)/;)regulatorsDCDC_REG1Gvdd_logVj| 4 0regulator-state-memB@DCDC_REG2Gvdd_armVj| 4 0(regulator-state-mem~DCDC_REG3Gvcc_ddrVjregulator-state-memDCDC_REG4Gvcc_ioVj|2Z2Z(regulator-state-mem2ZLDO_REG1Gvcc_18Vj|w@w@regulator-state-memw@LDO_REG2 Gvcc18_emmcVj|w@w@(regulator-state-memw@LDO_REG3Gvdd_10Vj|B@B@regulator-state-memB@i2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c I&+9 i2cpclkdefault* 8disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c I'+: i2cpclkdefault+ 8disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi I1+ spiclkapb_pclk txrxdefault,-./8okayflash@0jedec,spi-norwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt I(pwm@ff1b0000rockchip,rk3328-pwm< pwmpclkdefault0 8disabledpwm@ff1b0010rockchip,rk3328-pwm< pwmpclkdefault1 8disabledpwm@ff1b0020rockchip,rk3328-pwm < pwmpclkdefault28okaypwm@ff1b0030rockchip,rk3328-pwm0< pwmpclkdefault3 8disableddma-controller@ff1f0000arm,pl330arm,primecell@I apb_pclk)(thermal-zonessoc-thermal4JXj4tripstrip-point0zppassivetrip-point1zLpassive(5soc-critzs criticalcooling-mapsmap050 tsadc@ff250000rockchip,rk3328-tsadc% I:$P$tsadcapb_pclkinitdefaultsleep676B tsadc-apb88okay.E(4efuse@ff260000rockchip,rk3328-efuse&P+> pclk_efuse` id@7cpu-leakage@17logic-leakage@19cpu-version@1at(Dadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc( IPy%saradcapb_pclkV saradc-apb 8disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-4500TIZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1 buscorefiommu@ff330200rockchip,iommu3 I` aclkiface 8disablediommu@ff340800rockchip,iommu4@ IbF aclkiface 8disabledvideo-codec@ff350000rockchip,rk3328-vpu5 I vdpuF aclkhclk9:iommu@ff350800rockchip,iommu5@ I F aclkiface:(9video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec6 I BABaxiahbcabaccoreAB ׄׄ;:iommu@ff360480rockchip,iommu 6@6@ IJB aclkiface:(;vop@ff370000rockchip,rk3328-vop7> I x;aclk_vopdclk_vophclk_vop axiahbdclk< 8disabledport+( endpoint@0=(Biommu@ff373f00rockchip,iommu7? I ; aclkiface 8disabled(<hdmi@ff3c0000rockchip,rk3328-dw-hdmi<I#GFiahbisfrcec>hdmidefault ?@A8 8disabled(ports+port@0endpointB(=port@1codec@ff410000rockchip,rk3328-codecA* pclkmclk8 8disabled(phy@ff430000rockchip,rk3328-hdmi-phyC ISCysysclkrefoclkrefpclk hdmi_phymD cpu-version 8disabled(>clock-controller@ff440000(rockchip,rk3328-crurockchip,crusysconD8mx=&'(ABDC"\5H4$zCCC|n6n6n6n6#FLGрxhxhрxhxh(syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfdE+usb2phy@100rockchip,rk3328-usb2phyCphyclk usb480m_phym{E8okay(Eotg-port$I;<=otg-bvalidotg-idlinestate8okay(Rhost-port I> linestate8okay(Smmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcP@ I  =!JNbiuciuciu-driveciu-sample(р8okay3=NFGHIdefaultYJmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcQ@ I  >"KObiuciuciu-driveciu-sample(р 8disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcR@ I ?#LPbiuciuciu-driveciu-sample(р 8disabledethernet@ff540000rockchip,rk3328-gmacT Imacirq8dWXZYMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc stmmaceth8es8okaydfKKinputLrgmiiMdefaultmdiosnps,dwmac-mdio+ethernet-phy@0ethernet-phy-ieee802.3-c22sY@+INdefaulth:xP '(Lethernet@ff550000rockchip,rk3328-gmacU8 Imacirq8TSSUVIstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb stmmacethrmiiOesoutput 8disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22VddefaultPQ(Ousb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2X IMotghost@ R usb2-phy8okayusb@ff5c0000 generic-ehci\ I NESusb8okayusb@ff5d0000 generic-ohci] I NESusb8okayusb@ff600000rockchip,rk3328-dwc3snps,dwc3` IC`aref_clksuspend_clkbus_clkhost utmi_wide  " D e ~8okay+device@2 usbbda,8153interrupt-controller@ff811000 arm,gic-400  @ @ `  I (crypto@ff060000rockchip,rk3328-crypto@ IPQ;hclk_masterhclk_slavesclkD crypto-rstpinctrlrockchip,rk3328-pinctrl8+ gpio@ff210000rockchip,gpio-bank! I3L\  (dgpio@ff220000rockchip,gpio-bank" I4L\  ('gpio@ff230000rockchip,gpio-bank# I5L\  (bgpio@ff240000rockchip,gpio-bank$ I6L\  (cpcfg-pull-up (Vpcfg-pull-down (^pcfg-pull-none (Tpcfg-pull-none-2ma  (]pcfg-pull-up-2ma  pcfg-pull-up-4ma  (Wpcfg-pull-none-4ma  (Zpcfg-pull-down-4ma  pcfg-pull-none-8ma  (Xpcfg-pull-up-8ma  (Ypcfg-pull-none-12ma  ([pcfg-pull-up-12ma  (\pcfg-output-high pcfg-output-low pcfg-input-high  (Upcfg-input i2c0i2c0-xfer TT(%i2c1i2c1-xfer TT(&i2c2i2c2-xfer  TT(*i2c3i2c3-xfer TT(+i2c3-pins TThdmi_i2chdmii2c-xfer TT(@pdm-0pdmm0-clk T(pdmm0-fsync Tpdmm0-sdi0 T(pdmm0-sdi1 T(pdmm0-sdi2 T(pdmm0-sdi3 T(pdmm0-clk-sleep U(pdmm0-sdi0-sleep U(pdmm0-sdi1-sleep U(pdmm0-sdi2-sleep U(pdmm0-sdi3-sleep U(pdmm0-fsync-sleep Utsadcotp-pin  T(6otp-out  T(7uart0uart0-xfer  TV(uart0-cts  T(uart0-rts  T( uart0-rts-pin  Tuart1uart1-xfer TV(!uart1-cts T("uart1-rts T(#uart1-rts-pin Tuart2-0uart2m0-xfer TVuart2-1uart2m1-xfer TV($spi0-0spi0m0-clk Vspi0m0-cs0  Vspi0m0-tx  Vspi0m0-rx  Vspi0m0-cs1  Vspi0-1spi0m1-clk Vspi0m1-cs0 Vspi0m1-tx Vspi0m1-rx Vspi0m1-cs1 Vspi0-2spi0m2-clk V(,spi0m2-cs0 V(/spi0m2-tx V(-spi0m2-rx V(.i2s1i2s1-mclk Ti2s1-sclk Ti2s1-lrckrx Ti2s1-lrcktx Ti2s1-sdi Ti2s1-sdo Ti2s1-sdio1 Ti2s1-sdio2 Ti2s1-sdio3 Ti2s1-sleep UUUUUUUUUi2s2-0i2s2m0-mclk Ti2s2m0-sclk Ti2s2m0-lrckrx Ti2s2m0-lrcktx Ti2s2m0-sdi Ti2s2m0-sdo Ti2s2m0-sleep` UUUUUUi2s2-1i2s2m1-mclk Ti2s2m1-sclk Ti2sm1-lrckrx Ti2s2m1-lrcktx Ti2s2m1-sdi Ti2s2m1-sdo Ti2s2m1-sleepP UUUUUspdif-0spdifm0-tx Tspdif-1spdifm1-tx Tspdif-2spdifm2-tx T(sdmmc0-0sdmmc0m0-pwren Wsdmmc0m0-pin Wsdmmc0-1sdmmc0m1-pwren Wsdmmc0m1-pin W(esdmmc0sdmmc0-clk X(Fsdmmc0-cmd Y(Gsdmmc0-dectn W(Hsdmmc0-wrprt Wsdmmc0-bus1 Ysdmmc0-bus4@ YYYY(Isdmmc0-pins WWWWWWWWsdmmc0extsdmmc0ext-clk Zsdmmc0ext-cmd Wsdmmc0ext-wrprt Wsdmmc0ext-dectn Wsdmmc0ext-bus1 Wsdmmc0ext-bus4@ WWWWsdmmc0ext-pins WWWWWWWWsdmmc1sdmmc1-clk  Xsdmmc1-cmd  Ysdmmc1-pwren Ysdmmc1-wrprt Ysdmmc1-dectn Ysdmmc1-bus1 Ysdmmc1-bus4@ YYYYsdmmc1-pins  W WWWWWWWWemmcemmc-clk [emmc-cmd \emmc-pwren Temmc-rstnout Temmc-bus1 \emmc-bus4@ \\\\emmc-bus8 \\\\\\\\pwm0pwm0-pin T(0pwm1pwm1-pin T(1pwm2pwm2-pin T(2pwmirpwmir-pin T(3gmac-1rgmiim1-pins`  X ZZXZZZ Z ZX XZZXXX XZXXXX(Mrmiim1-pins ][]]]] ] ][ [ T TTTTTgmac2phyfephyled-speed10 Tfephyled-duplex Tfephyled-rxm1 T(Pfephyled-txm1 Tfephyled-linkm1 T(Qtsadc_pintsadc-int  Ttsadc-pin  Thdmi_pinhdmi-cec T(?hdmi-hpd ^(Acif-0dvp-d2d9-m0 TTTTT T T TTTTTcif-1dvp-d2d9-m1 TTTTTTTTTTTTgmac2ioeth-phy-reset-pin ^(Nledslan-led-pin T(_sys-led-pin T(`wan-led-pin T(alanlan-vdd-pin T(fpmicpmic-int-l V((chosen .serial2:1500000n8gmac-clock fixed-clockzsY@ gmac_clkinm(Kleds gpio-leds _`adefaultled-0 :lan C bled-1 :status C c Iheartbeatled-2 :wan C bsdmmc-regulatorregulator-fixed _dedefaultGvcc_sdj d(Jvcc-sys-regulatorregulator-fixedGvcc_sysVj|LK@LK@()vdd-5v-lan-regulatorregulator-fixed o _bfdefault Gvdd_5v_lanVj d) compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0ethernet1mmc0device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1pmuio-supplyvccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-on-in-suspendregulator-suspend-microvoltspi-max-frequency#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthbus-widthcap-sd-highspeeddisable-wpvmmc-supplytx-fifo-depthrx-fifo-depthsnps,txpblclock_in_outphy-handlephy-modephy-supplysnps,aalrx_delaytx_delaymotorcomm,auto-sleep-disabledmotorcomm,clk-out-frequency-hzmotorcomm,keep-pll-enabledmotorcomm,rx-clk-drv-microampmotorcomm,rx-data-drv-microampreset-assert-usreset-deassert-usreset-gpiosphy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathfunctioncolorlinux,default-triggergpiovin-supplyenable-active-high