8( .x$rockchip,rk3328-evbrockchip,rk3328 +7Rockchip RK3328 EVBaliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000/ethernet@ff550000/mmc@ff500000/mmc@ff510000/mmc@ff520000cpus+cpu@0cpuarm,cortex-a53xpsci ( cpu@1cpuarm,cortex-a53xpsci ( cpu@2cpuarm,cortex-a53xpsci ( cpu@3cpuarm,cortex-a53xpsci ( idle-states0pscicpu-sleeparm,idle-state=Nexv(l2-cache0cache(opp-table-0operating-points-v2(opp-408000000Q~@opp-600000000#F~@opp-8160000000,B@@opp-1008000000<@opp-1200000000G(@opp-1296000000M?d @analog-soundsimple-audio-cardi2s!Analog 8disabledsimple-audio-card,cpu?simple-audio-card,codec?arm-pmuarm,cortex-a53-pmu0IdefgT display-subsystemrockchip,display-subsystemg hdmi-soundsimple-audio-cardi2s!HDMI 8disabledsimple-audio-card,cpu?simple-audio-card,codec?psciarm,psci-1.0arm,psci-0.2smctimerarm,armv8-timer0I   xin24m fixed-clockmzn6xin24m(Bi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s I)7i2s_clki2s_hclk  txrx 8disabled(i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s I*8i2s_clki2s_hclktxrx 8disabled(i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s I+9i2s_clki2s_hclktxrx 8disabledspdif@ff030000rockchip,rk3328-spdif I.: mclkhclk txdefault 8disabledpdm@ff040000 rockchip,pdm=Rpdm_clkpdm_hclkrxdefaultsleep 8disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd(7io-domains"rockchip,rk3328-io-voltage-domain 8disabledgpiorockchip,rk3328-grf-gpiopower-controller!rockchip,rk3328-power-controller+(9power-domain@6power-domain@5 BABpower-domain@8Freboot-modesyscon-reboot-mode"RB.RB pclk_efuse id@7cpu-leakage@17logic-leakage@19cpu-version@1a(Cadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc( IP%saradcapb_pclkYV `saradc-apb 8disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-4500TIZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1 buscoreYfiommu@ff330200rockchip,iommu3 I` aclkiface 8disablediommu@ff340800rockchip,iommu4@ IbF aclkiface 8disabledvideo-codec@ff350000rockchip,rk3328-vpu5 I vdpuF aclkhclk89iommu@ff350800rockchip,iommu5@ I F aclkiface9(8video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec6 I BABaxiahbcabaccore*AB :ׄׄ:9iommu@ff360480rockchip,iommu 6@6@ IJB aclkiface9(:vop@ff370000rockchip,rk3328-vop7> I x;aclk_vopdclk_vophclk_vopY `axiahbdclk; 8disabledport+( endpoint@0<(Aiommu@ff373f00rockchip,iommu7? I ; aclkiface 8disabled(;hdmi@ff3c0000rockchip,rk3328-dw-hdmi<XI#GFiahbisfrcec=hdmidefault >?@l7 8disabled(ports+port@0endpointA(<port@1codec@ff410000rockchip,rk3328-codecA* pclkmclkl7 8disabled(phy@ff430000rockchip,rk3328-hdmi-phyC ISBysysclkrefoclkrefpclk hdmi_phym"C .cpu-version? 8disabled(=clock-controller@ff440000(rockchip,rk3328-crurockchip,crusysconDl7mJ*x=&'(ABDC"\5H4$WzBBB|:n6n6n6n6#FLGрxhxhрxhxh(syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfdE+usb2phy@100rockchip,rk3328-usb2phyBphyclk usb480m_phym*{WD8okay(Dotg-port?$I;<=otg-bvalidotg-idlinestate8okay(Uhost-port? I> linestate8okay(Vmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcP@ I  =!JNbiuciuciu-driveciu-samplenyр8okaydefaultEFGHImmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcQ@ I  >"KObiuciuciu-driveciu-samplenyр8okayJdefault KLMmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcR@ I ?#LPbiuciuciu-driveciu-samplenyр8okaydefault NOPethernet@ff540000rockchip,rk3328-gmacT Imacirq8dWXZYMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macYc `stmmacethl7# 8disabledethernet@ff550000rockchip,rk3328-gmacUl7 Imacirq8TSSUVIstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyYb `stmmaceth.rmii7Q#Boutput8okayORZ*eWTmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22VYddefaultSTn(Qusb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2X IMotgotg@ U usb2-phy8okayusb@ff5c0000 generic-ehci\ I NDVusb8okayusb@ff5d0000 generic-ohci] I NDVusb8okayusb@ff600000rockchip,rk3328-dwc3snps,dwc3` IC`aref_clksuspend_clkbus_clkotg utmi_wide=V 8disabledinterrupt-controller@ff811000 arm,gic-400o@ @ `  I (crypto@ff060000rockchip,rk3328-crypto@ IPQ;hclk_masterhclk_slavesclkYD `crypto-rstpinctrlrockchip,rk3328-pinctrll7+gpio@ff210000rockchip,gpio-bank! I3o(dgpio@ff220000rockchip,gpio-bank" I4o(cgpio@ff230000rockchip,gpio-bank# I5o(%gpio@ff240000rockchip,gpio-bank$ I6opcfg-pull-up(Ypcfg-pull-down(apcfg-pull-none(Wpcfg-pull-none-2ma(`pcfg-pull-up-2mapcfg-pull-up-4ma(Zpcfg-pull-none-4ma(]pcfg-pull-down-4mapcfg-pull-none-8ma([pcfg-pull-up-8ma(\pcfg-pull-none-12ma (^pcfg-pull-up-12ma (_pcfg-output-highpcfg-output-lowpcfg-input-high(Xpcfg-inputi2c0i2c0-xfer WW(#i2c1i2c1-xfer WW($i2c2i2c2-xfer  WW()i2c3i2c3-xfer WW(*i2c3-pins WWhdmi_i2chdmii2c-xfer WW(?pdm-0pdmm0-clkW(pdmm0-fsyncWpdmm0-sdi0W(pdmm0-sdi1W(pdmm0-sdi2W(pdmm0-sdi3W(pdmm0-clk-sleepX(pdmm0-sdi0-sleepX(pdmm0-sdi1-sleepX(pdmm0-sdi2-sleepX(pdmm0-sdi3-sleepX(pdmm0-fsync-sleepXtsadcotp-pin W(5otp-out W(6uart0uart0-xfer  WY(uart0-cts W(uart0-rts W(uart0-rts-pin Wuart1uart1-xfer WY(uart1-ctsW( uart1-rtsW(!uart1-rts-pinWuart2-0uart2m0-xfer WYuart2-1uart2m1-xfer WY("spi0-0spi0m0-clkYspi0m0-cs0 Yspi0m0-tx Yspi0m0-rx Yspi0m0-cs1 Yspi0-1spi0m1-clkYspi0m1-cs0Yspi0m1-txYspi0m1-rxYspi0m1-cs1Yspi0-2spi0m2-clkY(+spi0m2-cs0Y(.spi0m2-txY(,spi0m2-rxY(-i2s1i2s1-mclkWi2s1-sclkWi2s1-lrckrxWi2s1-lrcktxWi2s1-sdiWi2s1-sdoWi2s1-sdio1Wi2s1-sdio2Wi2s1-sdio3Wi2s1-sleepXXXXXXXXXi2s2-0i2s2m0-mclkWi2s2m0-sclkWi2s2m0-lrckrxWi2s2m0-lrcktxWi2s2m0-sdiWi2s2m0-sdoWi2s2m0-sleep`XXXXXXi2s2-1i2s2m1-mclkWi2s2m1-sclkWi2sm1-lrckrxWi2s2m1-lrcktxWi2s2m1-sdiWi2s2m1-sdoWi2s2m1-sleepPXXXXXspdif-0spdifm0-txWspdif-1spdifm1-txWspdif-2spdifm2-txW(sdmmc0-0sdmmc0m0-pwrenZsdmmc0m0-pinZsdmmc0-1sdmmc0m1-pwrenZsdmmc0m1-pinZ(esdmmc0sdmmc0-clk[(Esdmmc0-cmd\(Fsdmmc0-dectnZ(Gsdmmc0-wrprtZsdmmc0-bus1\sdmmc0-bus4@\\\\(Hsdmmc0-pinsZZZZZZZZsdmmc0extsdmmc0ext-clk]sdmmc0ext-cmdZsdmmc0ext-wrprtZsdmmc0ext-dectnZsdmmc0ext-bus1Zsdmmc0ext-bus4@ZZZZsdmmc0ext-pinsZZZZZZZZsdmmc1sdmmc1-clk [(Msdmmc1-cmd \(Lsdmmc1-pwren\sdmmc1-wrprt\sdmmc1-dectn\sdmmc1-bus1\sdmmc1-bus4@\\\\(Ksdmmc1-pins Z ZZZZZZZZemmcemmc-clk^(Nemmc-cmd_(Oemmc-pwrenWemmc-rstnoutWemmc-bus1_emmc-bus4@____emmc-bus8________(Ppwm0pwm0-pinW(/pwm1pwm1-pinW(0pwm2pwm2-pinW(1pwmirpwmir-pinW(2gmac-1rgmiim1-pins` [ ]][]]] ] ][ []][[[ [][[[[rmiim1-pins`^```` ` `^ ^ W WWWWWgmac2phyfephyled-speed10Wfephyled-duplexWfephyled-rxm1W(Sfephyled-txm1Wfephyled-linkm1W(Ttsadc_pintsadc-int Wtsadc-pin Whdmi_pinhdmi-cecW(>hdmi-hpda(@cif-0dvp-d2d9-m0WWWWW W W WWWWWcif-1dvp-d2d9-m1WWWWWWWWWWWWpmicpmic-int-lY(&sdio-pwrseqwifi-enable-hW(bchosen serial2:1500000n8dc-12vregulator-fixeddc_12v%9 (fsdio-pwrseqmmc-pwrseq-simpledefaultb c(Jsdmmc-regulatorregulator-fixed ddefaultevcc_sd2Z 2Z #((Ivcc-sysregulator-fixedvcc_sys%9LK@ LK@ #f('vcc-phy-regulatorregulator-fixedvcc_phy%9(R compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1mmc2device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1gpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shiftrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,efuse-sizebits#io-channel-cellsinterrupt-names#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplycap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removabletx-fifo-depthrx-fifo-depthsnps,txpblphy-modephy-handleclock_in_outphy-supplyassigned-clock-ratephy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathreset-gpiosgpiovin-supply