8P( bazw,beelink-a1rockchip,rk3328 + 7Beelink A1aliases=/pinctrl/gpio@ff210000C/pinctrl/gpio@ff220000I/pinctrl/gpio@ff230000O/pinctrl/gpio@ff240000U/serial@ff110000]/serial@ff120000e/serial@ff130000m/i2c@ff150000r/i2c@ff160000w/i2c@ff170000|/i2c@ff180000/ethernet@ff540000/mmc@ff500000/mmc@ff520000cpus+cpu@0cpuarm,cortex-a53xpsci# cpu@1cpuarm,cortex-a53xpsci# cpu@2cpuarm,cortex-a53xpsci# cpu@3cpuarm,cortex-a53xpsci# idle-states+pscicpu-sleeparm,idle-state8I`xq#l2-cache0cache#opp-table-0operating-points-v2#opp-408000000Q~@opp-600000000#F~@opp-8160000000,B@@opp-1008000000<@opp-1200000000G(@opp-1296000000M?d @analog-soundsimple-audio-cardi2s Analog A/V3okaysimple-audio-card,cpu:simple-audio-card,codec:arm-pmuarm,cortex-a53-pmu0DdefgO display-subsystemrockchip,display-subsystemb hdmi-soundsimple-audio-cardi2sHDMI3okaysimple-audio-card,cpu:simple-audio-card,codec:psciarm,psci-1.0arm,psci-0.2smctimerarm,armv8-timer0D   xin24m fixed-clockhun6xin24m#Fi2s@ff000000(rockchip,rk3328-i2srockchip,rk3066-i2s D)7i2s_clki2s_hclk  txrx3okay#i2s@ff010000(rockchip,rk3328-i2srockchip,rk3066-i2s D*8i2s_clki2s_hclktxrx3okay#i2s@ff020000(rockchip,rk3328-i2srockchip,rk3066-i2s D+9i2s_clki2s_hclktxrx 3disabledspdif@ff030000rockchip,rk3328-spdif D.: mclkhclk txdefault 3disabledpdm@ff040000 rockchip,pdm=Rpdm_clkpdm_hclkrxdefaultsleep 3disabledsyscon@ff100000&rockchip,rk3328-grfsysconsimple-mfd#9io-domains"rockchip,rk3328-io-voltage-domain3okay,:gpiorockchip,rk3328-grf-gpioGW#Epower-controller!rockchip,rk3328-power-controllerc+#<power-domain@6cpower-domain@5 BABcpower-domain@8Fcreboot-modesyscon-reboot-modew~RBRBRB RBserial@ff110000&rockchip,rk3328-uartsnps,dw-apb-uart D7&baudclkapb_pclktxrxdefault  ! 3disabledserial@ff120000&rockchip,rk3328-uartsnps,dw-apb-uart D8'baudclkapb_pclktxrxdefault "#$ 3disabledserial@ff130000&rockchip,rk3328-uartsnps,dw-apb-uart D9(baudclkapb_pclktxrxdefault%3okayi2c@ff150000(rockchip,rk3328-i2crockchip,rk3399-i2c D$+7 i2cpclkdefault& 3disabledi2c@ff160000(rockchip,rk3328-i2crockchip,rk3399-i2c D%+8 i2cpclkdefault'3okayuB@Spmic@18rockchip,rk805 (Ddefault)h)*5*A*M*YeregulatorsDCDC_REG1 qvdd_logic `p#:regulator-state-memB@DCDC_REG2qvdd_arm `p#regulator-state-mem~DCDC_REG3qvcc_ddrregulator-state-memDCDC_REG4qvcc_io2Z2Z#regulator-state-mem2ZLDO_REG1qvdd_18w@w@#regulator-state-memw@LDO_REG2 qvcc_18emmcw@w@#regulator-state-memw@LDO_REG3qvdd_11regulator-state-memi2c@ff170000(rockchip,rk3328-i2crockchip,rk3399-i2c D&+9 i2cpclkdefault+ 3disabledi2c@ff180000(rockchip,rk3328-i2crockchip,rk3399-i2c D'+: i2cpclkdefault, 3disabledspi@ff190000(rockchip,rk3328-spirockchip,rk3066-spi D1+ spiclkapb_pclk txrxdefault-./0 3disabledwatchdog@ff1a0000 rockchip,rk3328-wdtsnps,dw-wdt D(pwm@ff1b0000rockchip,rk3328-pwm< pwmpclkdefault1  3disabledpwm@ff1b0010rockchip,rk3328-pwm< pwmpclkdefault2  3disabledpwm@ff1b0020rockchip,rk3328-pwm < pwmpclkdefault3  3disabledpwm@ff1b0030rockchip,rk3328-pwm0< pwmpclkdefault4  3disableddma-controller@ff1f0000arm,pl330arm,primecell@D apb_pclk,#thermal-zonessoc-thermal7M[m5tripstrip-point0}ppassivetrip-point1}Lpassive#6soc-crit}s criticalcooling-mapsmap060 tsadc@ff250000rockchip,rk3328-tsadc% D:$P$tsadcapb_pclkinitdefaultsleep787B tsadc-apb93okay1H#5efuse@ff260000rockchip,rk3328-efuse&P+> pclk_efusec id@7cpu-leakage@17logic-leakage@19cpu-version@1aw#Gadc@ff280000.rockchip,rk3328-saradcrockchip,rk3399-saradc( DP|%saradcapb_pclkV saradc-apb 3disabledgpu@ff300000"rockchip,rk3328-maliarm,mali-4500TDZW]XY[\"gpgpmmupppp0ppmmu0pp1ppmmu1 buscoref:iommu@ff330200rockchip,iommu3 D` aclkiface 3disablediommu@ff340800rockchip,iommu4@ DbF aclkiface 3disabledvideo-codec@ff350000rockchip,rk3328-vpu5 D vdpuF aclkhclk;<iommu@ff350800rockchip,iommu5@ D F aclkiface<#;video-codec@ff360000*rockchip,rk3328-vdecrockchip,rk3399-vdec6 D BABaxiahbcabaccoreAB ׄׄ=<iommu@ff360480rockchip,iommu 6@6@ DJB aclkiface<#=vop@ff370000rockchip,rk3328-vop7> D x;aclk_vopdclk_vophclk_vop axiahbdclk>3okayport+# endpoint@0?#Diommu@ff373f00rockchip,iommu7? D ; aclkiface3okay#>hdmi@ff3c0000rockchip,rk3328-dw-hdmi<D#GFiahbisfrcec@hdmidefault ABC93okay#ports+port@0endpointD#?port@1codec@ff410000rockchip,rk3328-codecA* pclkmclk93okay E#phy@ff430000rockchip,rk3328-hdmi-phyC DSFysysclkrefoclkrefpclk hdmi_phyhG cpu-version3okay#@clock-controller@ff440000(rockchip,rk3328-crurockchip,crusysconD9hx=&'(ABDC"\5H4$+zFFF|n6n6n6n6#FLGрxhxhрxhxh#syscon@ff450000.rockchip,rk3328-usb2phy-grfsysconsimple-mfdE+usb2phy@100rockchip,rk3328-usb2phyFphyclk usb480m_phyh{+H3okay#Hotg-port$D;<=otg-bvalidotg-idlinestate3okay#Vhost-port D> linestate3okay#Wmmc@ff5000000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcP@ D  =!JNbiuciuciu-driveciu-sampleBMр3okay[ewdefaultIJKLmmc@ff5100000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcQ@ D  >"KObiuciuciu-driveciu-sampleBMр 3disabledmmc@ff5200000rockchip,rk3328-dw-mshcrockchip,rk3288-dw-mshcR@ D ?#LPbiuciuciu-driveciu-sampleBMр3okay[edefault MNOethernet@ff540000rockchip,rk3328-gmacT Dmacirq8dWXZYMstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macc stmmaceth93okaydf+PP inputQ#rgmii,defaultR7@I&Rmdiosnps,dwmac-mdio+ethernet-phy@0['ku0 }(#Qethernet@ff550000rockchip,rk3328-gmacU9 Dmacirq8TSSUVIstmmacethmac_clk_rxmac_clk_txclk_mac_refaclk_macpclk_macclk_macphyb stmmaceth#rmiiS output 3disabledmdiosnps,dwmac-mdio+ethernet-phy@04ethernet-phy-id1234.d400ethernet-phy-ieee802.3-c22VddefaultTU#Susb@ff5800002rockchip,rk3328-usbrockchip,rk3066-usbsnps,dwc2X DMotghost@ V usb2-phy3okayusb@ff5c0000 generic-ehci\ D NHWusb3okaydefaultXYZ[\]usb@ff5d0000 generic-ohci] D NHWusb 3disabledusb@ff600000rockchip,rk3328-dwc3snps,dwc3` DC`aref_clksuspend_clkbus_clkotg utmi_wide  7 X q 3disabledinterrupt-controller@ff811000 arm,gic-400  @ @ `  D #crypto@ff060000rockchip,rk3328-crypto@ DPQ;hclk_masterhclk_slavesclkD crypto-rstpinctrlrockchip,rk3328-pinctrl9+ gpio@ff210000rockchip,gpio-bank! D3GW  #kgpio@ff220000rockchip,gpio-bank" D4GW  gpio@ff230000rockchip,gpio-bank# D5GW  #(gpio@ff240000rockchip,gpio-bank$ D6GW  pcfg-pull-up #`pcfg-pull-down #hpcfg-pull-none #^pcfg-pull-none-2ma  #gpcfg-pull-up-2ma  pcfg-pull-up-4ma  #apcfg-pull-none-4ma  #dpcfg-pull-down-4ma  pcfg-pull-none-8ma  #bpcfg-pull-up-8ma  #cpcfg-pull-none-12ma  #epcfg-pull-up-12ma  #fpcfg-output-high #jpcfg-output-low #ipcfg-input-high  #_pcfg-input i2c0i2c0-xfer ^^#&i2c1i2c1-xfer ^^#'i2c2i2c2-xfer  ^^#+i2c3i2c3-xfer ^^#,i2c3-pins ^^hdmi_i2chdmii2c-xfer ^^#Bpdm-0pdmm0-clk ^#pdmm0-fsync ^pdmm0-sdi0 ^#pdmm0-sdi1 ^#pdmm0-sdi2 ^#pdmm0-sdi3 ^#pdmm0-clk-sleep _#pdmm0-sdi0-sleep _#pdmm0-sdi1-sleep _#pdmm0-sdi2-sleep _#pdmm0-sdi3-sleep _#pdmm0-fsync-sleep _tsadcotp-pin  ^#7otp-out  ^#8uart0uart0-xfer  ^`#uart0-cts  ^# uart0-rts  ^#!uart0-rts-pin  ^uart1uart1-xfer ^`#"uart1-cts ^##uart1-rts ^#$uart1-rts-pin ^uart2-0uart2m0-xfer ^`uart2-1uart2m1-xfer ^`#%spi0-0spi0m0-clk `spi0m0-cs0  `spi0m0-tx  `spi0m0-rx  `spi0m0-cs1  `spi0-1spi0m1-clk `spi0m1-cs0 `spi0m1-tx `spi0m1-rx `spi0m1-cs1 `spi0-2spi0m2-clk `#-spi0m2-cs0 `#0spi0m2-tx `#.spi0m2-rx `#/i2s1i2s1-mclk ^i2s1-sclk ^i2s1-lrckrx ^i2s1-lrcktx ^i2s1-sdi ^i2s1-sdo ^i2s1-sdio1 ^i2s1-sdio2 ^i2s1-sdio3 ^i2s1-sleep _________i2s2-0i2s2m0-mclk ^i2s2m0-sclk ^i2s2m0-lrckrx ^i2s2m0-lrcktx ^i2s2m0-sdi ^i2s2m0-sdo ^i2s2m0-sleep` ______i2s2-1i2s2m1-mclk ^i2s2m1-sclk ^i2sm1-lrckrx ^i2s2m1-lrcktx ^i2s2m1-sdi ^i2s2m1-sdo ^i2s2m1-sleepP _____spdif-0spdifm0-tx ^spdif-1spdifm1-tx ^spdif-2spdifm2-tx ^#sdmmc0-0sdmmc0m0-pwren asdmmc0m0-pin asdmmc0-1sdmmc0m1-pwren asdmmc0m1-pin asdmmc0sdmmc0-clk b#Isdmmc0-cmd c#Jsdmmc0-dectn a#Ksdmmc0-wrprt asdmmc0-bus1 csdmmc0-bus4@ cccc#Lsdmmc0-pins aaaaaaaasdmmc0extsdmmc0ext-clk dsdmmc0ext-cmd asdmmc0ext-wrprt asdmmc0ext-dectn asdmmc0ext-bus1 asdmmc0ext-bus4@ aaaasdmmc0ext-pins aaaaaaaasdmmc1sdmmc1-clk  bsdmmc1-cmd  csdmmc1-pwren csdmmc1-wrprt csdmmc1-dectn csdmmc1-bus1 csdmmc1-bus4@ ccccsdmmc1-pins  a aaaaaaaaemmcemmc-clk e#Memmc-cmd f#Nemmc-pwren ^emmc-rstnout ^emmc-bus1 femmc-bus4@ ffffemmc-bus8 ffffffff#Opwm0pwm0-pin ^#1pwm1pwm1-pin ^#2pwm2pwm2-pin ^#3pwmirpwmir-pin ^#4gmac-1rgmiim1-pins`  b ddbddd d db bddbbb bdbbbb#Rrmiim1-pins gegggg g ge e ^ ^^^^^gmac2phyfephyled-speed10 ^fephyled-duplex ^fephyled-rxm1 ^#Tfephyled-txm1 ^fephyled-linkm1 ^#Utsadc_pintsadc-int  ^tsadc-pin  ^hdmi_pinhdmi-cec ^#Ahdmi-hpd h#Ccif-0dvp-d2d9-m0 ^^^^^ ^ ^ ^^^^^cif-1dvp-d2d9-m1 ^^^^^^^^^^^^pmicpmic-int-l `#)usb3usb30-host-drv ^#lwifibt-dis i#Xbt-wake-host `#Ychip-en i#Zhost-wake-bt j#[wl-dis i#\wl-wake-host `#]chosen !serial2:1500000n8external-gmac-clock fixed-clockusY@ gmac_clkinh#Pusb3-current-switchregulator-fixed - @kdefaultl qvcc_host_5v E*vcc-sysregulator-fixedqvcc_sysLK@LK@#*ir-receivergpio-ir-receiver ( Prc-beelink-gs1 compatibleinterrupt-parent#address-cells#size-cellsmodelgpio0gpio1gpio2gpio3serial0serial1serial2i2c0i2c1i2c2i2c3ethernet0mmc0mmc1device_typeregclocks#cooling-cellscpu-idle-statesdynamic-power-coefficientenable-methodnext-level-cacheoperating-points-v2cpu-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-uscache-levelcache-unifiedopp-sharedopp-hzopp-microvoltclock-latency-nsopp-suspendsimple-audio-card,formatsimple-audio-card,mclk-fssimple-audio-card,namestatussound-daiinterruptsinterrupt-affinityports#clock-cellsclock-frequencyclock-output-namesclock-namesdmasdma-names#sound-dai-cellspinctrl-namespinctrl-0pinctrl-1vccio1-supplyvccio2-supplyvccio3-supplyvccio4-supplyvccio5-supplyvccio6-supplypmuio-supplygpio-controller#gpio-cells#power-domain-cellsoffsetmode-normalmode-recoverymode-bootloadermode-loaderreg-io-widthreg-shifti2c-scl-falling-time-nsi2c-scl-rising-time-nsrockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc5-supplyvcc6-supplyregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onregulator-on-in-suspendregulator-suspend-microvolt#pwm-cellsarm,pl330-periph-burst#dma-cellspolling-delay-passivepolling-delaysustainable-powerthermal-sensorstemperaturehysteresistripcooling-devicecontributionassigned-clocksassigned-clock-ratespinctrl-2resetsreset-namesrockchip,grfrockchip,hw-tshut-temp#thermal-sensor-cellsrockchip,hw-tshut-moderockchip,hw-tshut-polarityrockchip,efuse-sizebits#io-channel-cellsinterrupt-namesmali-supply#iommu-cellsiommuspower-domainsremote-endpointphysphy-namesmute-gpiosnvmem-cellsnvmem-cell-names#phy-cells#reset-cellsassigned-clock-parentsfifo-depthmax-frequencybus-widthcap-mmc-highspeedcap-sd-highspeeddisable-wpvmmc-supplyvqmmc-supplymmc-ddr-1_8vmmc-hs200-1_8vno-sdno-sdionon-removabletx-fifo-depthrx-fifo-depthsnps,txpblclock_in_outphy-handlephy-modephy-supplysnps,aalsnps,pbltx_delayrx_delayreset-assert-usreset-deassert-usreset-gpiosphy-is-integrateddr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizephy_typesnps,dis-del-phy-power-chg-quirksnps,dis_enblslpm_quirksnps,dis-tx-ipgap-linecheck-quirksnps,dis-u2-freeclk-exists-quirksnps,dis_u2_susphy_quirksnps,dis_u3_susphy_quirk#interrupt-cellsinterrupt-controllerrangesbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowinput-enablerockchip,pinsstdout-pathenable-active-highgpiovin-supplylinux,rc-map-name