'8(CSony Xperia Z!sony,xperia-yugaqcom,apq8064,=handsetreserved-memoryJsmem@80000000Q U\wcnss@8f000000QpU\Rcpuscpu@0 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~\gcpu@1 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~\icpu@2 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~ \kcpu@3 !qcom,kraitdqcom,kpss-acc-v1rcpuQ~  \ml2-cache!cache\idle-statescpu-spc#!qcom,idle-state-spcarm,idle-state \memory@0rmemoryQthermal-zonescpu0-thermal! 1tripstrip0>$JEpassivetrip1>J Ecriticalcpu1-thermal! 1ltripstrip0>$JEpassivetrip1>J Ecriticalcpu2-thermal! 1tripstrip0>$JEpassivetrip1>J Ecriticalcpu3-thermal! 1ltripstrip0>$JEpassivetrip1>J Ecriticalcpu-pmu!qcom,krait-pmu U clockscxo_board !fixed-clock`m$\,pxo_board !fixed-clock`m\sleep_clk !fixed-clock`m\8hwmutex!qcom,sfpb-mutex } \smem !qcom,smemsmsm !qcom,smsm    @apps@0Q\\modem@1Q U&q6@2Q UYwcnss@3Q U\Qdsps@4Q Ufirmwarescm!qcom,scm-apq8064qcom,scm coresocJ !simple-buspinctrl@800000!qcom,apq8064-pinctrlQ@$4Z@ ULdefaultZ\sdcc1-default-state\Fclk-pins dsdc1_clkixcmd-pins dsdc1_cmdi data-pins dsdc1_datai sdcc3-default-state\Bclk-pins dsdc3_clkixcmd-pins dsdc3_cmdidata-pins dsdc3_dataisdc4-default-state*dgpio63gpio64gpio65gpio66gpio67gpio68sdc4\Egsbi1-uart-2pins-statedgpio18gpio19gsbi1gsbi1-uart-4pins-statedgpio18gpio19gpio20gpio21gsbi1gsbi4-uart-pin-active-state\rx-pinsdgpio11gsbi4ixtx-pinsdgpio10gsbi4ixgsbi6-uart-2pins-statedgpio14gpio15gsbi6gsbi6-uart-4pins-statedgpio14gpio15gpio16gpio17gsbi6gsbi7-uart-2pins-statedgpio82gpio83gsbi7gsbi7_uart_4pins-statedgpio82gpio83gpio84gpio85gsbi7i2c1-default-statedgpio20gpio21gsbi1ix\i2c1-sleep-statedgpio20gpio21gpioix\i2c2-default-statedgpio24gpio25gsbi2ix\i2c2-sleep-statedgpio24gpio25gpioix\i2c3-default-state dgpio8gpio9gsbi3ix\i2c3-sleep-state dgpio8gpio9gpioix\i2c4-default-statedgpio12gpio13gsbi4ix\i2c4-sleep-statedgpio12gpio13gpioix\ i2c6-default-statedgpio16gpio17gsbi6ix\$i2c6-sleep-statedgpio16gpio17gpioix\%i2c7-default-statedgpio84gpio85gsbi7ix\&i2c7-sleep-statedgpio84gpio85gpioix\'spi5-default-state\"spi5-pinsdgpio51gpio52gpio54gsbi5ixspi5-cs-pinsdgpio53gpioixspi5-sleep-state\#spi5-pinsdgpio51gpio52gpio53gpio54gpioiriva-fm-active-statedgpio14gpio15riva_fm\Uriva-bt-active-statedgpio16gpio17riva_bt\Triva-wlan-active-state#dgpio64gpio65gpio66gpio67gpio68 riva_wlani\Shdmi-pinctrl-state\Nddc-pinsdgpio70gpio71hdmiihpd-pinsdgpio72hdmiips-hold-default-statedgpio78ps_hold\gsbi5-uart-pin-active-state\!rx-pinsdgpio52gsbi5itx-pinsdgpio51gsbi5ixsdcc3-cd-pin-active-statedgpio26gpioix\Csyscon@1200000!sysconQ \ interrupt-controller@2000000!qcom,msm-qgic2Q \timer@200a0005!qcom,kpss-wdt-apq8064qcom,kpss-timerqcom,msm-timer$UQmclock-controller@2088000!qcom,kpss-acc-v1Q pll8_votepxo acpu0_aux`\clock-controller@2098000!qcom,kpss-acc-v1Q  pll8_votepxo acpu1_aux`\clock-controller@20a8000!qcom,kpss-acc-v1Q  pll8_votepxo acpu2_aux`\clock-controller@20b8000!qcom,kpss-acc-v1Q  pll8_votepxo acpu3_aux`\ power-manager@2089000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q\regulator P power-manager@2099000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \regulator P power-manager@20a9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \ regulator P power-manager@20b9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2Q \ regulator P sps-sic-non-secure@12100000!sysconQ\gsbi@12440000 disabled!qcom,gsbi-v1.0.0 QDifaceJserial@12450000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQE@ U coreiface disabledi2c@12460000!qcom,i2c-qup-v1.1.1Z"LdefaultsleepQF U coreiface disabledgsbi@12480000 disabled!qcom,gsbi-v1.0.0 QHifaceJi2c@124a0000!qcom,i2c-qup-v1.1.1QJZ"Ldefaultsleep U coreiface disabledgsbi@16200000 disabled!qcom,gsbi-v1.0.0 Q ifaceJi2c@16280000!qcom,i2c-qup-v1.1.1Z"LdefaultsleepQ( U coreiface disabledgsbi@16300000 disabled!qcom,gsbi-v1.0.0 Q0ifaceJserial@16340000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQ40 UZLdefault coreiface disabledi2c@16380000!qcom,i2c-qup-v1.1.1Z" LdefaultsleepQ8 U coreiface disabledgsbi@1a200000okay!qcom,gsbi-v1.0.0 Q ifaceJ,serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQ$  U coreifaceokayLdefaultZ!spi@1a280000!qcom,spi-qup-v1.1.1Q( UZ""#Ldefaultsleep coreiface disabledgsbi@16500000 disabled!qcom,gsbi-v1.0.0 QPifaceJserial@16540000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQTP U coreiface disabledi2c@16580000!qcom,i2c-qup-v1.1.1Z$"%LdefaultsleepQX U coreiface disabledgsbi@16600000 disabled!qcom,gsbi-v1.0.0 Q`ifaceJserial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdmQd` U coreiface disabledi2c@16680000!qcom,i2c-qup-v1.1.1Z&"'LdefaultsleepQh U coreiface disabledrng@1a500000 !qcom,prngQPcoressbi@c00000 !qcom,ssbiQ 6pmic-arbiterpmic !qcom,pm8821 KLmpps@50!qcom,pm8821-mppqcom,ssbi-mppQP$@4(\(ssbi@500000 !qcom,ssbiQP 6pmic-arbiterpmic !qcom,pm8921 KJ\)pwrkey@1c!qcom,pm8921-pwrkeyQK)2)3_= mpps@50!qcom,pm8921-mppqcom,ssbi-mppQP$@4* \*rtc@11d!qcom,pm8921-rtcQ K)'hkeypad@148!qcom,pm8921-keypadQHK)J)K_w el disabledgpio@150 !qcom,pm8921-gpioqcom,ssbi-gpioQP$4+,@\+gpio-keys-active-statedgpio3gpio4gpio29gpio35normal\pxoadc@197!qcom,pm8921-adcQ K)N\oadc-channel@0Qadc-channel@1Qadc-channel@2Qadc-channel@4Qadc-channel@8Qadc-channel@9Q adc-channel@aQ adc-channel@bQ adc-channel@cQ adc-channel@dQ adc-channel@eQadc-channel@fQefuse@700000 !qcom,apq8064-qfpromqcom,qfpromQpcalib@404Q\.backup_calib@414Q\/clock-controller@900000!qcom,gcc-apq8064sysconQ@`,- cxopxopll4\thermal-sensor!qcom,msm8960-tsens./ calibcalib_backup Uuplow+ 9\ clock-controller@28000000!qcom,lcc-apq8064Q(`$pxopll4_votemi2s_codec_clkcodec_i2s_mic_codec_clkspare_i2s_mic_codec_clkcodec_i2s_spkr_codec_clkspare_i2s_spkr_codec_clkpcm_codec_clk\-clock-controller@4000000!qcom,mmcc-apq8064Q`O800112Cpxopll3pll8_votedsi1plldsi1pllbytedsi2plldsi2pllbytehdmipll\Iclock-controller@2011000+!qcom,kpss-gcc-apq8064qcom,kpss-gccsysconQ pll8_votepxo`\rpm@108000!qcom,rpm-apq8064Q c$Uackerrwakeupclock-controller!qcom,rpmcc-apq8064qcom,rpmcc`,pxocxo\regulators!qcom,rpm-pm8921-regulatorsl333435566s1 ((0\5s2  j\Xs3 0I>\Vs4 w@w@j9\3s7  0\6s8!!jl1 l2OOl3..\:l4 w@w@\;l5-p-p\Hl6-p-p\4l7:-pl8**l9--l10,@ ,@ \Yl11--l12OOl14w@w@l15w@-pl16**l17l18OOl21l22'@'@l23w@w@l24 q0\Wl25 l27l28l29lvs1lvs2\Zlvs3lvs4lvs5lvs6lvs7usb-switchhdmi-switchncpw@w@jusb@12500000 !qcom,ci-hdrcQPP Ud~ coreifaceIYn@ucoreulpi7usb-phyokayotg\9ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy8, sleeprefn9upor:;\7usb@12520000 !qcom,ci-hdrcQRR U)' coreifaceI)Ynducoreulpi<usb-phy disabled\=ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy8, sleeprefn=upor\<usb@12530000 !qcom,ci-hdrcQSS U,* coreifaceI,Yneucoreulpi>usb-phy disabled\?ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy8, sleeprefn?upor\>phy@1b400000!qcom,apq8064-sata-phy disabledQ@-cfg\@sata@29000000!qcom,apq8064-ahcigeneric-ahci disabledQ) U(;.%slave_ifaceifacecorerxoobpmaliveIY@ sata-phymmc@12180000!arm,pl18xarm,primecellokayQ  Ufzpmclkapb_pclk+ q9BAAGtxrxQ4 ]LdefaultZBCdma-controller@12182000!qcom,bam-v1.3.0Q  U`pbam_clkfq\Ammc@121c0000!arm,pl18xarm,primecell disabledQ  Ue{qmclkapb_pclk+lBDDGtxrxLdefaultZEdma-controller@121c2000!qcom,bam-v1.3.0Q  U_qbam_clkfq\Dmmc@12400000okay!arm,pl18xarm,primecellLdefaultZFQ@  Uhxnmclkapb_pclk+yBGGGtxrxQH3dma-controller@12402000!qcom,bam-v1.3.0Q@  Ubnbam_clkfq\Gsyscon@1a400000!qcom,tcsr-apq8064sysconQ@\gpu@4300000!qcom,adreno-320.2qcom,adrenoQ0kgsl_3d0_reg_memory UP kgsl_3d0_irqcoreifacememmem_iface IGII!IJJJJJJJJJJ J J J J JJJJJJJJJJJJJJJJJJKKKKKKKKKK K K K K KKKKKKKKKKKKKKKKKKLopp-table!operating-points-v2\Lopp-450000000topp-27000000syscon@5700000!sysconQpp\Mdsi@4700000)!qcom,apq8064-dsi-ctrlqcom,mdss-dsi-ctrl URQp dsi_ctrl8IIII9ITIjIX(ifacebuscore_mmsssrcbytepixelcore IISIWI8Ii 0000M0 disabledportsport@0Qendpointport@1Qendpointphy@4700200!qcom,dsi-phy-28nm-8960`Qppp\"dsi_plldsi_phydsi_phy_regulator ifaceref I disabled\0dsi@5800000!qcom,mdss-dsi-ctrl UQ dsi_ctrl8I IIIRIVIPIZ(ifacebuscore_mmsssrcbytepixelcore IIUIYIQIO 1111M1 disabledportsport@0Qendpointport@1Qendpointdsi-phy@5800200!qcom,dsi-phy-28nm-8960Q\"dsi_plldsi_phydsi_phy_regulator ifaceref I ` disabled\1iommu@7500000!qcom,apq8064-iommusmmu_pclkiommu_clkI IQPU?@\Oiommu@7600000!qcom,apq8064-iommusmmu_pclkiommu_clkI IQ`U=>\Piommu@7c00000!qcom,apq8064-iommusmmu_pclkiommu_clkI I!QUEF\Jiommu@7d00000!qcom,apq8064-iommusmmu_pclkiommu_clkI I!QU\Kpcie@1b500000!qcom,pcie-apq8064 QPP `dbielbiparfconfigrpci 0J Umsi1$%&'+.-coreifacephy(nlkjihuaxiahbporpciphy disabledpcie@0rpciQ Jhdmi-tx@4a00000!qcom,hdmi-tx-8960LdefaultZNQcore_physical UOI>I Icoremaster_ifaceslave_iface2 disabledportsport@0Qendpointport@1Qendpointphy@4a00400!qcom,hdmi-phy-8960Q`hdmi_phyhdmi_pllI slave_iface` disabled\2display-controller@5100000 !qcom,mdp4Q UK0IMIIINI_I`3core_clkiface_clkbus_clklut_clkhdmi_clktv_clk OOPPportsport@0Qendpointport@1Qendpointport@2Qendpointport@3Qendpointriva-pil@3200800!qcom,riva-pilQ   @ ccudxepmuKQ wdogfatalRokayLdefault ZSTU?VLWY3\[iris !qcom,wcn3660,xof;sXYZsmd-edge U crivawcnss !qcom,wcnss WCNSS_CTRL[bluetooth!qcom,wcnss-btwifi!qcom,wcnss-wlanUtxrx\ \ tx-enabletx-rings-emptyetb@1a01000"!arm,coresight-etb10arm,primecellQ apb_pclkin-portsportendpoint]\_tpiu@1a03000!!arm,coresight-tpiuarm,primecellQ0 apb_pclkin-portsportendpoint^\`replicator !arm,coresight-static-replicator apb_pclkout-portsport@0Qendpoint_\]port@1Qendpoint`\^in-portsportendpointa\ffunnel@1a04000+!arm,coresight-dynamic-funnelarm,primecellQ@ apb_pclkin-portsport@0Qendpointb\hport@1Qendpointc\jport@4Qendpointd\lport@5Qendpointe\nout-portsportendpointf\aetm@1a1c000"!arm,coresight-etm3xarm,primecellQ apb_pclkgout-portsportendpointh\betm@1a1d000"!arm,coresight-etm3xarm,primecellQ apb_pclkiout-portsportendpointj\cetm@1a1e000"!arm,coresight-etm3xarm,primecellQ apb_pclkkout-portsportendpointl\detm@1a1f000"!arm,coresight-etm3xarm,primecellQ apb_pclkmout-portsportendpointn\eiio-hwmon !iio-hwmonToooo o o oaliases#/soc/gsbi@1a200000/serial@1a240000chosenserial0:115200n8gpio-keys !gpio-keysLdefaultZpkey-camera-focus camera_focus `+'8key-camera-snapshotcamera_snapshot `+'8key-volume-down volume_down `+'8rkey-volume-up volume_up `+#'8s #address-cells#size-cellsmodelcompatibleinterrupt-parentchassis-typerangesregno-mapphandleenable-methoddevice_typenext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelcache-unifiedentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresisinterrupts#clock-cellsclock-frequencysyscon#hwlock-cellsmemory-regionhwlocksqcom,ipc-1qcom,ipc-2qcom,ipc-3qcom,ipc-4#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsclocksclock-namesgpio-controllergpio-ranges#gpio-cellspinctrl-namespinctrl-0pinsdrive-strengthbias-disablebias-pull-upfunctionoutput-highbias-pull-downcpu-offsetclock-output-namesregulator-min-microvoltregulator-max-microvoltstatuscell-indexsyscon-tcsrpinctrl-1qcom,modeqcom,controller-typeinterrupts-extendeddebounceallow-set-timescan-delayrow-holddrive-push-pullinput-enablepower-sourceqcom,drive-strengthqcom,pull-up-strength#io-channel-cells#reset-cellsnvmem-cellsnvmem-cell-namesinterrupt-names#qcom,sensors#thermal-sensor-cells#power-domain-cellsqcom,ipcvin_l1_l2_l12_l18-supplyvin_lvs_1_3_6-supplyvin_lvs_4_5_7-supplyvin_ncp-supplyvin_lvs2-supplyvin_l24-supplyvin_l25-supplyvin_l27-supplyvin_l28-supplyregulator-always-onqcom,switch-mode-frequencyqcom,force-modeassigned-clocksassigned-clock-ratesresetsreset-namesphy_typeahb-burst-configphysphy-namesdr_mode#phy-cellsv3p3-supplyv1p8-supplyports-implementedarm,primecell-periphidbus-widthcap-sd-highspeedcap-mmc-highspeedmax-frequencyno-1-8-vdmasdma-namesvmmc-supplycd-gpios#dma-cellsqcom,eenon-removablevqmmc-supplyreg-namesiommusoperating-points-v2opp-hzassigned-clock-parentssyscon-sfpb#iommu-cellsqcom,ncblinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvddcx-supplyvddmx-supplyvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-edgelabelqcom,smd-channelsqcom,mmioqcom,smem-statesqcom,smem-state-namesremote-endpointcpuio-channelsserial0stdout-pathlinux,input-typelinux,code