g8( WreMarkable 2.0'!remarkable,imx7d-remarkable2fsl,imx7dchosen",/soc/bus@30800000/serial@30a80000aliases 8/soc/bus@30000000/gpio@30200000 >/soc/bus@30000000/gpio@30210000 D/soc/bus@30000000/gpio@30220000 J/soc/bus@30000000/gpio@30230000 P/soc/bus@30000000/gpio@30240000 V/soc/bus@30000000/gpio@30250000 \/soc/bus@30000000/gpio@30260000b/soc/bus@30800000/i2c@30a20000g/soc/bus@30800000/i2c@30a30000l/soc/bus@30800000/i2c@30a40000q/soc/bus@30800000/i2c@30a50000v/soc/bus@30800000/mmc@30b40000{/soc/bus@30800000/mmc@30b50000/soc/bus@30800000/mmc@30b600004/soc/bus@30800000/spba-bus@30800000/serial@308600004/soc/bus@30800000/spba-bus@30800000/serial@308900004/soc/bus@30800000/spba-bus@30800000/serial@30880000"/soc/bus@30800000/serial@30a60000"/soc/bus@30800000/serial@30a70000"/soc/bus@30800000/serial@30a80000"/soc/bus@30800000/serial@30a900001/soc/bus@30800000/spba-bus@30800000/spi@308200001/soc/bus@30800000/spba-bus@30800000/spi@308300001/soc/bus@30800000/spba-bus@30800000/spi@30840000/soc/bus@30400000/spi@30630000/soc/bus@30800000/usb@30b10000/soc/bus@30800000/usb@30b20000/soc/bus@30800000/usb@30b30000cpusidle-statespscicpu-sleep-wait!arm,idle-stated&26Gcpu@0!arm,cortex-a7Ocpu[_;]ol} speed_gradeGcpu@1!arm,cortex-a7Ocpu[_;]GGopp-table!operating-points-v2Gopp-792000000/4B@I !opp-996000000;]I !opp-1200000000G(I!clock-cki !fixed-clock-_:ckilG clock-osc !fixed-clock-_n6:oscG!usbphynop1!usb-nop-xceiv} Mmain_clkYG8usbphynop3!usb-nop-xceiv}n Mmain_clkdYG:pmu!arm,cortex-a7-pmur \replicator !arm,coresight-static-replicatorout-portsport@0[endpoint Gport@1[endpoint Gin-portsportendpoint Gtimer!arm,armv7-timerr 0   soc !simple-busrsram@900000 !mmio-sram[ }funnel@30041000+!arm,coresight-dynamic-funnelarm,primecell[0}J Mapb_pclkin-portsport@0[endpoint Gport@1[endpointGHout-portsportendpointGetm@3007c000"!arm,coresight-etm3xarm,primecell[0}J Mapb_pclkout-portsportendpointG funnel@30083000+!arm,coresight-dynamic-funnelarm,primecell[00}J Mapb_pclkin-portsport@0[endpointGport@1[endpointout-portsportendpointGetf@30084000 !arm,coresight-tmcarm,primecell[0@}J Mapb_pclkin-portsportendpointGout-portsportendpointG etr@30086000 !arm,coresight-tmcarm,primecell[0`}J Mapb_pclkin-portsportendpointG tpiu@30087000!!arm,coresight-tpiuarm,primecell[0p}J Mapb_pclkin-portsportendpointG interrupt-controller@31001000!arm,cortex-a7-gic  r  [11 1@ 1` G bus@30000000!fsl,aips-bussimple-bus[0@gpio@30200000!fsl,imx7d-gpiofsl,imx35-gpio[0 @A "G-gpio@30210000!fsl,imx7d-gpiofsl,imx35-gpio[0!BC" gpio@30220000!fsl,imx7d-gpiofsl,imx35-gpio[0"DE"-gpio@30230000!fsl,imx7d-gpiofsl,imx35-gpio[0#FG"Jgpio@30240000!fsl,imx7d-gpiofsl,imx35-gpio[0$HI"bGPgpio@30250000!fsl,imx7d-gpiofsl,imx35-gpio[0%JK"tG1gpio@30260000!fsl,imx7d-gpiofsl,imx35-gpio[0&LM"watchdog@30280000!fsl,imx7d-wdtfsl,imx21-wdt[0( N}B.default<Fwatchdog@30290000!fsl,imx7d-wdtfsl,imx21-wdt[0) O} [disabledwatchdog@302a0000!fsl,imx7d-wdtfsl,imx21-wdt[0*  } [disabledwatchdog@302b0000!fsl,imx7d-wdtfsl,imx21-wdt[0+ m} [disabledpinctrl@302c0000!fsl,imx7d-iomuxc-lpsr[0,bGdigitizerreggrppHGMwacomgrp0p@t44G,timer@302d0000!fsl,imx7d-gptfsl,imx6dl-gpt[0- 7}..Mipgpertimer@302e0000!fsl,imx7d-gptfsl,imx6dl-gpt[0. 6}22Mipgper [disabledtimer@302f0000!fsl,imx7d-gptfsl,imx6dl-gpt[0/ 5}66Mipgper [disabledtimer@30300000!fsl,imx7d-gptfsl,imx6dl-gpt[00 4}::Mipgper [disabledkeypad@30320000!fsl,imx7d-kppfsl,imx21-kpp[02 P} [disabledpinctrl@30330000!fsl,imx7d-iomuxc[03Gbd71815grppYG0brcmreggrpptGLepdpmicgrp0p$tXG6touchgrp0p,T(G3i2c1grp0pL@H@G+i2c2grp0pT@P@G/i2c3grp0p\@X@G2i2c4grp0pd@`@G5touchreggrpp xGNuart1grp0p,y(yG)uart6grp0pXyTyG7usdhc2grpp,Y(0Y4Y8Y<YG<usdhc2-100mhz-grpp,Z(0Z4Z8Z<ZG=usdhc2-200mhz-grpp,[(0[4[8[<[G>usdhc3grppDY@HYLYPYTYXY\Y`YdYhGAusdhc3-100mhz-grppDZ@HZLZPZTZXZ\Z`ZdZhGBusdhc3-200mhz-grppD[@H[L[P[T[X[\[`[d[hGCwdoggrpphtGwifigrp0pGOiomuxc-gpr@30340000<!fsl,imx7d-iomuxc-gprfsl,imx6q-iomuxc-gprsysconsimple-mfd[04G*mux-controller !mmio-muxyGcsi-mux !video-mux [disabledport@0[port@1[endpointG(port@2[endpointG%efuse@30350000!fsl,imx7d-ocotpsyscon[05}calib@3c[<Gfuse-grade@10[Ganatop@303600004!fsl,imx7d-anatopfsl,imx6q-anatopsysconsimple-mfd[0613Gregulator-vdd1p0d!fsl,anatop-regulatorvdd1p0d 5O "5 5HO[G"regulator-vdd1p2!fsl,anatop-regulatorvdd1p2   "5H [G#tempmon!fsl,imx7d-tempmonr 1mcalibtemp_grade}ysnvs@30370000#!fsl,sec-v4.0-monsysconsimple-mfd[07Gsnvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp4} Msnvs-rtcsnvs-poweroff!syscon-poweroff8`` [disabledsnvs-powerkey!fsl,sec-v4.0-pwrkey } Msnvs-pwrkeyt[okayclock-controller@30380000!fsl,imx7d-ccm[08UV-} ! MckiloscUWGreset-controller@30390000!fsl,imx7d-srcsyscon[09 YG'gpc@303a0000!fsl,imx7d-gpc[0: Wr Gpgcpower-domain@0["G&power-domain@1["GIpower-domain@2[#Gbus@30400000!fsl,aips-bussimple-bus[0@@adc@30610000!fsl,imx7d-adc[0a b}Madc' [disabledadc@30620000!fsl,imx7d-adc[0b c}Madc' [disabledspi@30630000 !fsl,imx7d-ecspifsl,imx51-ecspi[0c "}  Mipgper9rxtx C$$ [disabledpwm@30640000!fsl,vf610-ftm-pwm[0dH 'Mftm_sysftm_extftm_fixftm_cnt_clk_en } [disabledpwm@30650000!fsl,vf610-ftm-pwm[0eH 'Mftm_sysftm_extftm_fixftm_cnt_clk_en }"""" [disabledpwm@30660000!fsl,imx7d-pwmfsl,imx27-pwm[0f Q}MipgperH [disabledpwm@30670000!fsl,imx7d-pwmfsl,imx27-pwm[0g R}MipgperH [disabledpwm@30680000!fsl,imx7d-pwmfsl,imx27-pwm[0h S}MipgperH [disabledpwm@30690000!fsl,imx7d-pwmfsl,imx27-pwm[0i T}MipgperH [disabledcsi@30710000 !fsl,imx7-csi[0q }FMmclk [disabledportendpoint%Glcdif@30730000!!fsl,imx7d-lcdiffsl,imx6sx-lcdif[0s }~~Mpixaxi [disabledmipi-csi@30750000!fsl,imx7-mipi-csi2[0u }Mpclkwrapphyd&S"^' [disabledportsport@0[port@1[endpoint(Gdsi@30760000)!fsl,imx7d-mipi-dsimfsl,imx8mm-mipi-dsim[0v}Mbus_clksclk_mipi-@d& )e51-n6 [disabledpcie-phy@306d0000!fsl,imx7d-pcie-phy[0m [disabledGJpxp@30700000!fsl,imx7d-pxp[0p.}Maxibus@30800000!fsl,aips-bussimple-bus[0@spba-bus@30800000!fsl,spba-bussimple-bus[0spi@30820000 !fsl,imx7d-ecspifsl,imx51-ecspi[0 }Mipgper9rxtx C$$ [disabledspi@30830000 !fsl,imx7d-ecspifsl,imx51-ecspi[0  }Mipgper9rxtx C$$ [disabledspi@30840000 !fsl,imx7d-ecspifsl,imx51-ecspi[0 !}Mipgper9rxtx C$$ [disabledserial@30860000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper[okay.default<)serial@30890000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper [disabledserial@30880000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper [disabledsai@308a0000!fsl,imx7d-saifsl,imx6sx-sai[0 _ }Mbusmclk1mclk2mclk39rxtx C$$  [disabledsai@308b0000!fsl,imx7d-saifsl,imx6sx-sai[0 ` }Mbusmclk1mclk2mclk39rxtx C$ $  [disabledsai@308c0000!fsl,imx7d-saifsl,imx6sx-sai[0 2 }Mbusmclk1mclk2mclk39rxtx C$ $  [disabledcrypto@30900000 !fsl,sec-v4.0[0 0 [}Z Mipgaclkjr@1000!fsl,sec-v4.0-job-ring[ ijr@2000!fsl,sec-v4.0-job-ring[  jjr@3000!fsl,sec-v4.0-job-ring[0 rcan@30a00000$!fsl,imx7d-flexcanfsl,imx6q-flexcan[0 n}Mipgper * [disabledcan@30a10000$!fsl,imx7d-flexcanfsl,imx6q-flexcan[0 o}Mipgper * [disabledi2c@30a20000!fsl,imx7d-i2cfsl,imx21-i2c[0 #}[okay_.default<+digitizer@9 !hid-over-i2c[ .default<,r-.i2c@30a30000!fsl,imx7d-i2cfsl,imx21-i2c[0 $}[okay_.default</pmic@4b !rohm,bd71815[K.default<0r1}U:bd71815-32k-out-regulatorsbuck1buck1 5"4HGbuck2buck2 5"4Hbuck3buck3O)2"4buck4buck4:"4buck5buck5w@2Z"4ldo1ldo1 52Z"4ldo2ldo2 52Z"4ldo3ldo3 52Z"4ldo4ldo4 52Z"4ldo5ldo5 52Z"4ldodvref ldodvref"4ldolpsrldolpsr"4wledwled] ta"4i2c@30a40000!fsl,imx7d-i2cfsl,imx21-i2c[0 %}[okay_.default<2touchscreen@24!cypress,tt21000[$.default<3r- - 4pbutton@0[button@1[button@2[button@3[button@4[rbutton@5[sbutton@6[button@7[ti2c@30a50000!fsl,imx7d-i2cfsl,imx21-i2c[0 &}[okay_.defaultsleep<55pmic@62!silergy,sy7636a[b.default<6y 1GKregulatorsvcomvcom"serial@30a60000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper [disabledserial@30a70000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper [disabledserial@30a80000!fsl,imx7d-uartfsl,imx6q-uart[0 }Mipgper[okay.default<7serial@30a90000!fsl,imx7d-uartfsl,imx6q-uart[0 ~}Mipgper [disabledmailbox@30aa0000!fsl,imx7s-mufsl,imx6sx-mu[0 X} [disabledmailbox@30ab0000!fsl,imx7s-mufsl,imx6sx-mu[0 a} [disabledusb@30b10000!fsl,imx7d-usbfsl,imx27-usb[0 +}89 [disabledusb@30b30000!fsl,imx7d-usbfsl,imx27-usb[0 (}:;/hsic8host [disabledusbmisc@30b10200@$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0G9usbmisc@30b30200@$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0G;mmc@30b40000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0 }V MipgahbperMWg [disabledmmc@30b50000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0 }V MipgahbperMWg[okay(.defaultstate_100mhzstate_200mhzsleep<<=|>?@bcrmf@1[!brcm,bcm4329-fmacmmc@30b60000!!fsl,imx7d-usdhcfsl,imx6sl-usdhc[0 }V MipgahbperMWg[okay(.defaultstate_100mhzstate_200mhzsleep<AB|CAׄspi@30bb0000!fsl,imx7d-qspi[0`QuadSPIQuadSPI-memory k} Mqspi_enqspi [disableddma-controller@30bd0000!fsl,imx7d-sdmafsl,imx35-sdma[0 }Mipgahbimx/sdma/sdma-imx7d.binG$ethernet@30be0000!fsl,imx7d-fecfsl,imx6sx-fec[0 int0int1int2pps0xvwy(}R*"Mipgahbptpenet_clk_refenet_out. * [disabledusb@30b20000!fsl,imx7d-usbfsl,imx27-usb[0 *}DE[okay@Lusbmisc@30b20200@$!fsl,imx7d-usbmiscfsl,imx6q-usbmisc[0GEethernet@30bf0000!fsl,imx7d-fecfsl,imx6sx-fec[0 int0int1int2pps0fdeg(}R*"Mipgahbptpenet_clk_refenet_out. * [disableddma-controller@33000000&!fsl,imx7d-dma-apbhfsl,imx28-dma-apbh[3 0    X}GFnand-controller@33002000!fsl,imx7d-gpmi-nand[3 3@@gpmi-nandbch  bch}Mgpmi_iogpmi_bch_apbCF9rx-tx [disabled(etm@3007d000"!arm,coresight-etm3xarm,primecell[0e VG}J Mapb_pclkout-portsportendpointHGpcie@33800000!fsl,imx7d-pcie[3@O dbiconfigOpci|0ՁO@@ z msi } | { z}r+vMpciepcie_buspcie_physw)+dI^'''pciephyappsturnoffJ [disabledusbphynop2!usb-nop-xceiv} Mmain_clkYGDmemory@80000000Omemory[@thermal-zonesepd-thermalKu0 u0tripstrip0 h #Vpassivetrip1 P # Vcriticalregulator-brcm!regulator-fixed brcm_reg2Z2Z.default<L .1  3 FG@regulator-digitizer!regulator-fixedVDD_3V3_DIGITIZER2Z2Z.defaultsleep<MM .- 3 FG.regulator-touch!regulator-fixedVDD_3V3_TOUCH2Z2Z.default<N .-  3G4wifi_pwrseq!mmc-pwrseq-simple.default<O P }W Mext_clockG? #address-cells#size-cellsmodelcompatiblestdout-pathgpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2i2c3mmc0mmc1mmc2serial0serial1serial2serial3serial4serial5serial6spi0spi1spi2spi3usb0usb1usb2entry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usphandledevice_typeregclock-frequencyclock-latencyclockscpu-idle-statesoperating-points-v2#cooling-cellsnvmem-cellsnvmem-cell-namescpu-supplyopp-sharedopp-hzopp-microvoltclock-latency-nsopp-supported-hwopp-suspend#clock-cellsclock-output-namesclock-names#phy-cellspower-domainsinterrupt-parentinterruptsinterrupt-affinityremote-endpointarm,cpu-registers-not-fw-configuredrangescpu#interrupt-cellsinterrupt-controllergpio-controller#gpio-cellsgpio-rangespinctrl-namespinctrl-0fsl,ext-reset-outputstatusfsl,input-selfsl,pins#mux-control-cellsmux-reg-masksmux-controlsregulator-nameregulator-min-microvoltregulator-max-microvoltanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitfsl,tempmon#thermal-sensor-cellsregmapvaluemasklinux,keycodewakeup-sourceassigned-clocksassigned-clock-parentsassigned-clock-rates#reset-cells#power-domain-cellspower-supply#io-channel-cellsdma-namesdmas#pwm-cellsphy-supplyresetssamsung,burst-clock-frequencysamsung,esc-clock-frequencysamsung,pll-clock-frequency#sound-dai-cellsfsl,stop-modehid-descr-addrtouchscreen-inverted-xtouchscreen-inverted-yvdd-supplyregulator-boot-onregulator-always-onregulator-ramp-delayregulator-min-microampregulator-max-microampreset-gpiostouchscreen-size-xtouchscreen-size-ylinux,keycodespinctrl-1epd-pwr-good-gpios#mbox-cellsfsl,mu-side-bfsl,usbphyfsl,usbmiscphy-clkgate-delay-usphy_typedr_mode#index-cellsbus-widthfsl,tuning-stepfsl,tuning-start-tappinctrl-2mmc-pwrseqvmmc-supplynon-removablekeep-power-in-suspendcap-power-off-cardpinctrl-3reg-names#dma-cellsfsl,sdma-ram-script-nameinterrupt-namesfsl,num-tx-queuesfsl,num-rx-queuessrp-disablehnp-disabledma-channelsarm,primecell-periphidbus-rangenum-lanesinterrupt-map-maskinterrupt-mapfsl,max-link-speedreset-namesfsl,imx7d-pcie-phythermal-sensorspolling-delay-passivepolling-delaytemperaturehysteresisgpioenable-active-highstartup-delay-us